

**Document Title:** 

XMI BUS OVERVIEW HANDBOOK

Order Number:

EK-XMIOV-HB-002

This handbook is part of the XMI Adapters Handbook Documentation Set (EK-XMIAD-HB). The handbook can be ordered separately or as part of the set.

The XMI Adapters Handbook Documentation Set is a dynamic document which will be periodically updated as new XMI adapters are announced. The first release of the set includes the following handbooks:

Order Number	Title
EK-XMIOV-HB	XMI Bus Overview Handbook
EK-CIXCD-HB	CIXCD Handbook
EK-DEMNA-HB	DEC LANcontroller 400 (DEMNA) Handbook
EK-DWMBA-HB	DWMBA Handbook

This handbook and the document set are for VAX system trained Digital customer service personnel who are familiar with the XMI bus architecture.

# XMI Bus Overview Handbook

Order Number EK-XMIOV-HB-002

This document is part of the XMI Adapters Handbook Documentation Set (EK-XMIAD-HB). The document can be ordered separately or as part of the set. The XMI Bus Overview Handbook and the XMI Adapters Handbook Documentation Set are for VAX system trained Digital customer service personnel who are familiar with the XMI bus architecture.

Revision/Update Information: Revision 2.0

**Digital Equipment Corporation** 

#### June, 1991

The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors that may appear in this document.

The software described in this document is furnished under a license and may be used or copied only in accordance with the terms of such license.

No responsibility is assumed for the use or reliability of software on equipment that is not supplied by Digital Equipment Corporation or its affiliated companies.

Restricted Rights: Use, duplication, or disclosure by the U.S. Government is subject to restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013.

Copyright © Digital Equipment Corporation 1991

All Rights Reserved. Printed in U.S.A.

The following are trademarks of Digital Equipment Corporation:

DEC UNIBUS VAX 9000
DECUS VAX VAXBI
PDP VAX 6000 XMI



This document was prepared and published by Educational Services Development and Publishing, Digital Equipment Corporation.

# **Contents**

Abo	ut This Manuel	
1	XMI BUS OVERVIEW	
1.1	INTRODUCTION	1
1.2	IMPLEMENTATIONS	1
1.3	BUS PROTO/ OL	
1.4	TERMINOLOGY	
1.5	BUS INTEGRITY FEATURES	
1.6	SPECIFICATIONS	
2.1	XMI CARD CAGE	
2.1.1		;
2.1.2	Node ID Numbers	
2.1.3	Clock/Arbiter Card	
2.1.4	I/O Connector Pins	
2.2	XME NODE	
<b>2.2</b> .1	XMI Corner	
2.2.2	Self-Test LED	
2.3	CONFIGURATION RULES	

3	XMI BUS FUNCTIONAL DESCRIPTION	
3.1	ADDRESSING	3–1
3.2	BUS SIGNALS	3–5
3.3	BUS FUNCTION CODES	3-8
3.4	BUS COMMAND CODES	3–9
3.5	DATA TRANSFER TRANSACTIONS	3-10
3.6	INTERRUPT TRANSACTIONS	3–19
3.7	ARBITRATION	3-24
3.8	BUS INITIALIZATION	3-25
3.9	XMI NODE REQUIRED REGISTERS	3–26
4	WRITE-BACK CACHE SUPPORT AND THE XMI+ PROTOCOL	
4.1	WRITE-BACK CACHE OVERVIEW	4-1
4.1.		4-1
4.1.		4-1
4.1.		4-2
4.1.	_	4-2
4.2	MEMORY REQUIREMENTS.	4–2
4.2.	•	4-2
4.2.		4-3
4.2.		4-3
4.2.		45
4.3	I/O CONTROLLER SUPPORT	4-6
5	DIAGNOSING XMI BUS RELATED ERRORS	
5.1	NODE RBDs AND SELF-TESTS	5-1
5.2	ERROR CONDITIONS	5-1
5.3	ERROR KANDLING	5-4
5.4	ERROR RECOVERY	55
5.5	ERROR REPORTING	56

Figu	res	
1-1	XMI Bus as the Primary System Bus	1-2
1-2	XMI Bus as an I/O Bus	1-3
1-3	XMI-Based System with VAXBI-Based I/O	1-4
2-1	XMI-1 Backplane (+5.0 Vbb Power)	2-2
2-2	XMI-2 Backplane (+3.3 Vdc Power)	2-3
2–3	XMI Card Cage, VAX 9000 System	2-4
2-4	I/O Connector Pins	2-5
2–5	XMI Corner	2-7
3-1	XMI Address Space	3-2
3–2	I/O Space	3-3
3-3	XMI Bus Signals for a Command/Address Cycle	3-13
3-4	Octaword Write Bus Cycles	3-14
3-5	Octaword Read Command/Address Cycle	3-15
3–6	Octaword Read, Read Response Data Cycles	3-16
3–7	Interlock Read Transaction	3-17
3-8	Unlock Write Transaction	3-18
3-9	INTR Transaction	3-20
3–10	IDENT Transaction	3-21
3-11	IDENT Response	3-22
3-12	IVINTR Transaction	3-23
3-13	Arbitration Block Diagram	3-24
3-14	Bus Initialization Flowchart	3-25
Table	<b>2</b> 3	
1-1	XMI Bus Protocols	16
1–2	XMI Architecture Terms	1-6
1-3	XMI Bus Specifications	1–8
1-4	XMI Bandwidth	1–€
3–1	XMI I/O Space Regions	3-2
3-2	XMI Nodespace and I/O Space Allocations	3_4
3-3	XMI Bus Signals	3{
3-4	Bus Function Codes	3-6
3-5	Bus Command Codes	3_{
3-6	Data Transfer Transactions	

#### vi Contents

3-7	Interrupt Transactions	3–19
3-8	Required and Recommended Registers	3-26
4-1	Memory Response Requirements to Bus Transactions	4-3
4-2	Memory Actions on READs and WMASKs to Owned Blocks	4-4
4-3	Write-back Cache Action in Response to Bus Transactions	4-5
5-1	XMI Bus Transaction Timeouts	5-2

# **About This Manual**

#### Intended Audience

This handbook is part of a series of handbooks which comprise the XMI Adapters Handbook Documentation Set (EK-XMIAD-HB). This handbook and the handbook set are for VAX system trained Digital customer service personnel who service XMI-based systems and subsystems. Users of the handbook set should be familiar with the XMI bus architecture (either through the XMI Bus Concepts course or through practical experience) and have a minimum of level 1 hardware maintenance training on one or more VAX systems (for example, VAX 6000 or VAX 9000 systems).

### **Document Scope and Structure**

Several I/O adapters have been developed to interface the XMI bus to devices which employ different bus structures and protocols. These adapters are available as stand-alone options and may be installed on a variety of systems or subsystems.

The XMI Adapters Handbook Documentation Set provides a single, quick reference source to the type of information most frequently required to service XMI adapters. This handbook contains general information about the XMI bus and applies to all XMI adapters covered in the document set.

This handbook is divided into five chapters:

Chapter 1, XMI BUS OVERVIEW outlines the XMI bus architecture and describes XMI bus implementations, terms, and specifications.

Chapter 2, XMI BUS PHYSICAL DESCRIPTION reviews the XMI bus physical characteristic and general configuration rules.

Chapter 3, XMI BUS FUNCTIONAL DESCRIPTION presents the bus functional characteristics including bus addressing, function codes, and data transfer transactions.

Chapter 4, WRITE-BACK CACHE SUPPORT AND THE XMI+ PROTOCOL overviews the implementation of write-back cache in XMIbased systems. Chapter 5, DIAGNOSING XMI BUS RELATED ERRORS overviews the XMI bus error reporting and error handling mechanisms.

#### Conventions

addresses All addresses are given in hexadecimal (hex).

bits All bit numbers are given in decimal with the bit(s) enclosed in

angle brackets; for example <31>.

Multiple individual bits or bit fields are separated by commas with bit fields indicated by two numbers separated by a colon. For example <31:24,20,18,14:10> indicates bits 31 through 24 (inclusive), bit 20, bit 18, and bits 14 through 10 (inclusive).

CTRUX Specifies to press and hold the Ctrl key while pressing the

key; for example, CTRL/C]

[item] . . . Indicates the item is optional. The horizontal ellipsis indicates


that additional optional items can be entered.

Vertical ellipsis in examples, tables, or figures, indicates that

not all information is shown.

#### Related Documents

The XMI Adapters Handbook Documentation Set was written in conjunction with XMI adapter specific user's guides and technical descriptions. Each adapter specific handbook in the set contains a list of documents which the user can reference for more detailed information.



# 1 XMI BUS OVERVIEW

## 1.1 INTRODUCTION

The XMI bus is a limited length, synchronous, high-speed bus with centralized arbitration. The XMI is a pended bus (XMI nodes do not hold the bus waiting for a response) with multiplexed address and data lines.

Multiple transactions can be in progress at any time on the XMI, with arbitration and data transfer transactions occurring simultaneously.


## 1.2 IMPLEMENTATIONS

The XMI bus can be implemented as the primary system bus (for example, in most VAX 6000 systems) or as an I/O bus (for example, in VAX 9000 systems).

When used as the primary system bus, the XMI can support multiple processors, memory subsystems, and I/O adapters, in a variety of configurations, to a maximum of 14 nodes.


When used as an I/O bus, the XMI is interfaced to the system by way of an adapter. For example, in VAX 9000 systems, the XMI bus interfaces to the system by way of the XJA adapter, JXDI bus, and an I/O control unit.

Figures 1-1, 1-2, and 1-3 show typical XMI bus implementations.



G9F\_1733\_89.DG

Figure 1-1 XMI Bus as the Primary System Bus



G8F\_4016\_89.DG

Figure 1-2 XMI Bus as an I/O Bus




Figure 1-3 XMi-Based System with VAXBI-Based I/O

# 1.3 BUS PROTOCOL

XMI bus operations are controlled by one of two protocols:

Tehle	1_1	YAMI	Aug	<b>Protocols</b>
S 400 B 47 B 400		24 142		

Name	Description				
XMI	Implements the basic set of XMI bus transactions:				
	Туре	Transactions			
	Data Transfer	Read (READ) Interlocked read (IREAD) Write masked (WMASK) Unlock write masked (UWMASK)			
	Interrupt	Interrupt request (INTR) Interrupt acknowledge (IDENT) Implied vector interrupt (IVINTR)			
XMI+	•	II protocol. Includes three additional data transfer oport nodes which implement write-back cache:			
	Ownership read (OREAD) Disown write masked (DWMASK) Tag bad data (TBDATA)				

The bus protocol used on a given system depends on the type of nodes present in the XMI backplane. Systems which implement write-back cache use the XMI+ protocol.

# 1.4 TERMINOLOGY

Table 1-2 XMI Architecture Terms

Torm	Definition				
Node	Hardware device that connects to the XMI backplane. A node can consist of one or more modules, but only one module may have an XMI corner.				
Transfer	Smallest unit of information exchange that occurs on the XMI bus. For example, the command and data cycles of a read transaction and the command and data cycles of a write transaction are transfers.				
Transaction	one or more transfer cycles which comprise the XMI task being performed. For example, a read transaction consists a command transfer followed some time later by a return ditransfer.				
Commander	Node that initiated the current transaction.				
	In a write transaction, the commander node is the source of the data to be transferred. In a read transaction, the commander is the node that requested the data.				
	A node which initiates a transaction is considered to be the commander for the duration of the transaction. For example, on a read transaction, the commander initiates the transaction and the responder returns the data. During the return data transfer, the requesting node is still considered the commander.				
Responder	Node which is the target of a transaction request.				
Transmitter	Node that is the source of the data on the bus.				
	For example, on a read transaction, the commander is the transmitter during the command transfer and the responder is the transmitter on the return data transfer.				
Receiver	Node that is the target of the data on the bus.				
Naturally aligned	Data quantity whose address is an offset, from the beginning of memory, of an integral number of data elements of the same size.				
	The low order address bits of naturally aligned data items are always zero. All XMI bus read and write transfers occur on naturally aligned blocks of data.				

648	8		200							
_										•
78	2010	1-2	(Com.)	XMI	Arci	nnec	<b>aure</b>	Ten	ms	

Tara	Definition
Wraperound read	Octaword or hexword read operation in which read data is returned so that the originally requested quadword is returned first, independent of alignment. The remaining data in the naturally aligned block of data which contains the addressed quadword is returned in subsequent transfers. MMI has protocol requires that all octaword and hexword reads, both normal and interlocked, be wraparound reads.
Ownership	On systems which implement the XMI+ (write-lack cache) protocol, each 32 byte block of data in memory has two associated status bits. These bits are used by memory to implement the XMI+ protocol.
	A node gains ownership of a block by performing an ownership read transaction (OREAD). After gaining ownership, the node is free to write to its local cache without transmitting a write to main memory. The node that owns a block must monitor the bus for attempts to read or write the block. If a WMASK reference is detected, the node must return the data to main memory using a disown write mask transaction (DWMASK).

# **BUS INTEGRITY FEATURES**

The XMI bus contains several features that enhance the integrity and reliability of the bus.

- Parity protection for all bus information transfer lines
- ECC protection on all bus confirmation signals
- Bus protocol permits detection and correction of single-bit errors
- Defined timeout conditions to detect and diagnose faults

# 1.6 SPECIFICATIONS

## Table 1-3 XMI Bus Specifications

#### Physical

Backplane 14-slot card cage Nodes¹ Maximum of 14

Node ID: Hardwired to physical slot Bus langth Fixed, nonexpandable

Technology CMOS

#### Performance

Fius type Synchronous
Bus cycle 64 ns

Bus cycle 64 n
Address/data lines<sup>2</sup> 64
Address bits 40

Address space 1 terabyte (2<sup>40</sup> bytes)

Data transfer size 64 bits/cycle
Data transfer type<sup>2</sup> Pended
Bandwidth See Table 1-4

#### Arbitration

Type Centralized

Algorithm Modified round-robin

Cycles Concurrent with data transfers
Queues Two—commander, responder

<sup>&</sup>lt;sup>1</sup>The XMI architecture allows for up to 16 nodes, but current physical constraints limit the bus to 14 nodes.

Multiplexed address/data lines.

Pead- and interrupt-type transactions are pended (node does not hold bus while waiting for a response).


<sup>&</sup>lt;sup>4</sup>No dedicated arbitration cycles.

Table 1-4 XMI Bandwidth

Data Size	Read	Write <sup>1</sup>
Longword <sup>2</sup>	31.25	31.25
Quadword	62.5	62.5
Octaword	83.3	83.3
Herword	100.0	100.0

Bandwidth values given in Mbytee/s.

<sup>&</sup>lt;sup>2</sup>The XMI architecture allows data transfers of all data sizes  $\approx$  both memory and I/O space. However, some implementations may not support transfers greater than a longword to I/O space.



# XMI BUS PHYSICAL DESCRIPTION

## 2.1 XMI CARD CAGE

The XMI card cage consists of a 14-slot backplane, connectors, card guides, and structural members. Each slot has a ZIF connector which is opened and closed by a cam actuator mechanism. This mechanism is sometimes called the card cage handle.

## 2.1.1 Backplane

There are two basic types of XMI backplanes:

- XMI-1, Figure 2-1
- XMI-2, Figure 2–2

The main differences between the two backplanes are that the XMI-2:


- Supplies more +3.3 Vdc current than does the XMI-1
  - The increased current is provided to support more nodes with CMOS III logic. The additional current is supplied to each node by way of pins which are grounded on the XMI-1 backplane.
- Supplies battery backup power (if battery backup is present) for all backplane voltages
  - The XMI-1 supplies battery backup only at +5.0 Vbb (see Figure 2-1). The +5.0 Vbb is separate from the +5.0 Vdc to allow backup power to memory and clocks without the need for supporting all XMI node logic.

On the XMI-2, if battery backup is present, it is available at all backplane voltages for all nodes.

Implementation of battery backup on either backplane is system specific.

• Includes two additional signals: XMI BP ID L and XMI PS EN H
These signals are both grounded on the XMI-1 backplane. See
Chapter 3 for signal descriptions.

Refer to system specific documentation for the type of backplane installed in a given system.



GSF-RC1000-BUS01-PSA

Figure 2-1 XMI-1 Backplane (+5.0 Vbb Power)




Figure 2-2 XMI-2 Backplane (+3.3 Vdc Power)

## 2.1.2 Node ID Numbers

XMI node ID numbers are hardwired on the XMI backplane. The node numbers correspond to the backplane slot numbers as shown in Figures 2–1 and 2–2.

### 2.1.3 Clock/Arbiter Card

In some implementations, the XMI system clock and bus arbiter are located on a daughter card which is attached to the XMI backplane. For example, Figures 2-1 and 2-2 show the location of the daughter card (DCARD) on VAX 6000 systems.

In other implementations, the clock/arbiter module is mounted in the card cage. Figure 2–3 shows the location of the clock/arbiter (CCARD) on VAX 9000 systems.




Figure 2-3 XMI Card Cage, VAX 9000 System

## 2.1.4 I/O Connector Pins

Segments D and E of each XMI backplane slot have connector pins for attaching I/O cables. Figure 2-4 shows the pin numbering layout. Refer 5 Section 2.3 for I/O node placement restrictions.




Figure 2-4 I/O Connector Pins

## 2.2 XMI NODE

An XMI node consists of one or more modules mounted in the card cage that interface to the bus via an XMI corner. If the node consists of more than one module, only one may have an XMI corner.

#### 2.2.1 XMI Corner

The XMI corner (Figure 2-5) contains custom logic that:

- Assures a standard electrical interface to the bus
- Buffers drive signals to the bus
- Buffers receive signals from the bus

The XMI corner occupies an area of approximately 4.45 cm  $(1.75 \text{ in}) \times 12.70 \text{ cm} (5.00 \text{ in})$  on the module and consists of eight Digital custom CMOS chips:

- Seven XLATCH chips
- One XCLOCK chip

Note that the XMI corner does not perform any node control functions. All node control functions are performed by the node-specific logic.

## 2.2.2 Self-Test LED

XMI nodes are required to have one yellow self-test pass (STP) LED to indicate the result of the node's self-test. This LED lights when self-test passes. The LED is located on the front edge of the module (the edge opposite the connectors) and is the only yellow LED on the module.




Figure 2-5 XMI Corner

#### **CONFIGURATION RULES** 2.3

The XMI backplane design places certain restrictions on the placement of modules in the XMI card cage.

Some implementations (for example, VAX 6000 systems) prohibit the placement of I/O nodes in slots 6 to 9 (or 5 to A, depending on the backplane type; see below) as the I/O connector pins for these slots are covered by the clock/arbiter card. In other implementations (for example, VAX 9000 systems) the clock/arbiter plugs into the card cage as any other node, allowing greater flexibility in the placement of I/O nodes.

The module placement restrictions for VAX 6000 and VAX 9000 systems are listed below. Refer to system specific documentation for details.

#### VAX 6000 Systems


- Slct 1 or E must contain a (non-memory) module
- No I/O adapter modules in slots 5 to A (XMI-1 backplane), slots 6 to 9 (XMI-2 backplane)
- CPU modules are typically installed beginning with slot 1
- Memory modules are placed in slots A to 5, then in slots B and C
- DWMBA adapters are installed in the left side of the card cage, beginning with slot E

#### VAX 9000 Systems

- Slot 1 or E must contain a (non-memory) module
- CCARD module is installed in slot 7
- XJA module is installed in slot 8
- First I/O adapter is installed in slot 1 or E
- Additional I/O adapters may be located in any other slot

## 2.4 MODULE PLACEMENT PRECAUTIONS

Some XMI modules (for example, the T2017 XRV) have components with heat sinks mounted on side 2 of the module. These components may cause mechanical or thermal interference problems with the module placed in the slot directly to their left in the card cage. Observe caution when installing or replacing a module adjacent to one with side 2 components.



# XMI BUS FUNCTIONAL DESCRIPTION

## 3.1 ADDRESSING

The XMI bus supports one terabyte ( $2^{40}$  bytes) of address space which individed into physical memory space and I/O space (Figure 3-1).

On a command/address cycle, XMI D<63:00>, which are multiplexed address/data lines, carry the forty bits of addressing, A<39:00>, as follows:

XMI D<33:00>	Address bits			
D<29>	A<39>			
D<57∺3>	A<38:29>			
D<28:00>	A<28::00>			

The most significant bit of the address, A<39>, selects between memory and I/O space:

A<39> = 0 memory space A<39> = 1 I/O space

#### NOTE

Some implementations of the XMI only support 30-bit addressing. These systems use internal address bit A<29>, which is output to the bus as XMI D<29>, to distinguish memory space from I/O space.

I/O space is further divided into private space, nodespace, and 15 I/O adapter address space regions. Figure 3-2 shows the I/O space divisions and Tables 3-1 and 3-2 describe the regions.





Figure 3-1 XMI Address Space

Table 3-1 XMI I/O Space Regions

Region	Description
Private space	24-Mbyte region reserved for operations local to the nodes. References to private space are serviced by resources local to a node, such as local device control and status registers (CSRs) and boot ROM. These references are not broadcast on the XMI bus.
Nodespace	16, 512-Kbyte regions for node control and status registers. Table 3–2 shows the address ranges.
I/O adapter address space	15, 32-Mbyte regions used for accessing XMI I/O adapters. Table 3–2 shows the address ranges. Note that node 0 does not have an I/O adapter address region.

#### XMI BUS FUNCTIONAL DESCRIPTION 3-3



08F-RC1000-BUGG4-PGA

Figure 3-2 I/O Space

Table 3-2 XMI Nodespace and I/O Space Allocations

	Nodespace		I/O Adapter Space	
Node	Begin	End	Begin	End
01.2	<b>80 0180 0000</b>	80 <b>0187 FFFF</b>	See footnote 2	
1	80 0188 0000	80 018F F <b>FF</b> F	80 0200 0000	80 03FF FFFF
2	80 0190 0000	80 0197 FFFF	80 0400 0000	80 05 <b>FF FFFF</b>
3	80 0198 0000	80 019F FFFF	80 0600 0000	80 07 <b>FF FFFF</b>
4	80 01A0 0000	80 01A7 FFFF	80 0800 0000	80 ooff ffff
5	80 01A8 0000	80 01AF FFFF	80 0A00 0000	80 obff ffff
6	80 01B0 0000	80 01B7 FFFF	80 OCOO 0000	80 odff ffff
7	80 01B8 0000	80 01BF FFFF	80 0E00 0000	80 offf ffff
8	80 01C0 0000	80 01C7 FFFF	80 1000 0000	80 11FF FFFF
9	80 01C8 0000	80 01CF FFFF	80 1200 0000	<b>8</b> 0 13 <b>FF FFFF</b>
A	80 01D0 0000	80 01D7 FFFF	80 1400 0000	80 15FF FFFF
B	80 01D8 0000	80 01DF FFFF	80 1600 0000	80 17FF FFFF
C	80 01E0 0000	80 01E7 FFFF	80 1800 0000	80 19FF FFFF
D	80 01E8 0000	80 01EF FFFF	80 1A00 0000	80 1BFF FFFF
E	80 01F0 0000	80 01F7 FFFF	80 1C00 0000	80 1DFF FFFF
F <sup>3</sup>	80 01F8 0000	80 01 <b>FF FFFF</b>	80 1 <b>E00 0000</b>	80 1FFF FFFF

<sup>&</sup>lt;sup>1</sup>Node 0 nodespace is reserved for future expansion.

<sup>&</sup>lt;sup>2</sup>Node 0 does not have I/O adapter space; addresses in this range comprise XMI private space and XMI nodespace.

<sup>&</sup>lt;sup>3</sup>Reserved for future expansion.

## 3.2 BUS SIGNALS

Table 3-3 XMI Bus Signals

Signal	Description
Arbitration	
XMI CMD REQn	Commander bus request lines (n = node number)
XMI RES REQn	Responder bus request lines (n = node number)
XMI GRANTn	Bus grant lines ( $n = node number$ )
KMI HOLD	Bus hold (multicycle transfers)
XMI SUP	Suppress initiation of new XMI transactions
XMI LOCKOUT <sup>1</sup>	Prevent resource starvation (forces sequential access to shared resources)
Information Transf	er
XMI D <63:00>	Data cycles: read or write data Command cycles: command, address, mask
XMI F <03:00>	Bus function (see Table 3–4)
XMI ID <05:00>	Commander ID. Field is of the form AAAAnn where AAAA is the commander's node ID and nn is the command ID (each node can have up to 4 outstanding transactions at the same time).
XMI P <02:00>	Parity of XMI D, XMI F, and XMI ID lines
Response	
XMI CNF <02:00>	Data transfer status confirmation (from receiver)

<sup>&</sup>lt;sup>1</sup>Commander nodes assert XMI LOCKOUT when repeated attempts to perform hardware locks are denied, or repeated attempts to perform IDENTs or I/O space references are NOACKed. The assertion of LOCKOUT ensures fair access to resources by preventing nodes which have completed a lock, IDENT, or I/O reference from initiating another request while LOCKOUT is asserted. XMI LOCKOUT need only be generated and monitored by commander nodes that perform interlock reads, ownership reads, IDENTs, or I/O space references.

Table	3-3	(Cont.)	MX (	Bus	<b>Signals</b>
-------	-----	---------	------	-----	----------------

Signal	Description
Control	
XMI AC LO	Low ac line voltage
XMI DC LO	Impending loss of dc power
XMI BAD	Node failure (asserted until all nodes pass self-test)
XMI DEF [A,B]	Defaults bus tristate lines during XMI idle cycles
XMI ERR DEF	Bus configuration defaulting check
XMI RESET	Initialize system to power-up state
XMI TRIGGER <sup>2</sup>	Node detected significant event (specific to node)
XMI TIME n	XMI clock reference ( $n = 1$ to 15)
XMI PHASE n	XMI clock phase reference ( $n = 1$ to 15)
XMI UPDATE EN	Modification control for EEPROM or other writeable, non-volatile storage devices.
	UPDATE EN must be observed by all nodes that implement on-board, writeable, non-volatile storage.

## Console and Front Panel<sup>3</sup>

XMI CON XMIT	Transmit data to console
XMI CON RECV	Receive data from console
XMI CON SECURE	Console secure (if XMI is system bus, disables CTRL/P detection)
XMT JOOT EN	Auto-boot control (if XMI is system bus)
XMI RUN	Front panel RUN LED control
XMI TOY BBU PWR	Time of year clock BBU power
KMI TOY BBU OK	TOY clock BBU status
XMI BP ID	Identifies the backplane type. Asserted on the XMI-1 backplane and deasserted or the XMI-2.

<sup>&</sup>lt;sup>2</sup>This signal may be labeled as XMI FAULT on some implementations of the XMI bun.

<sup>&</sup>lt;sup>3</sup>Used only by CPU nodes

Signal	Description
Console and Fron	t Panel <sup>2</sup>
XMI PS EN	Ensures that the +3.3 Vdc power supply is not enabled if an XMI-1 style module is plugged into the XMI-2 style backplane (some pins used for +3.3 Vdc on the XMI-2 are grounded on XMI-1 style modules).
Miscellaneous	
XMI NODE ID <03:00>	Backplane wired node ID (for example, slot 1 = node 1)
XMI SPAREO	Reserved

# 3.3 BUS FUNCTION CODES

Table 3-4 Bus Function Codes

M	I F<8	:0>			
8	2	1	ð	Mnemonic	Function
0	0	0	0	NULL	Null cycle
0	0	0	1	CMD	Command cycle <sup>1</sup>
0	0	1	0	WDAT	Write data cycle
0	0	1	1		Reserved (decoded as NULL)
0	1	0	0	LOC	Lock response
0	1	0	1	RER	Read error response
0	1	1	0		Reserved (decoded as NULL)
0	1	1	1		Reserved (decoded as NULL)
1	0	0	0	GRD0	Good read data, cycle 0
1	0	0	1	GRD1	Good read data, cycle 1
1	0	1	0	GRD2	Good read data, cycle 2
1	0	1	1	GRD3	Good read data, cycle 3
1	1	0	0	CRDO	Corrected read duta, cycle 0
1	1	0	1	CRD1	Corrected read data, cycle 1
1	1	1	0	CRD2	Corrected read data, cycle 2
1	1	1	1	CRD3	Corrected read data, cycle 3

<sup>&</sup>lt;sup>1</sup>See Table 3–5 for the encoding of XM! D<63:60> when XMI F<3:0> specifies a command cycle.

# 3.4 BUS COMMAND CODES

Table 3-5 Bus Command Codes

	D<6	3:80>			
63	62	61	60	Mnemonic	Command
0	0	0	0	_	RESERVED (decode as NULL)
0	0	0	1	READ	Read
0	0	1	0	IREAD	Interlock read
0	0	1	1	OREAD <sup>1</sup>	Ownership read
0	1	0	0	DWMASK <sup>1</sup>	Disown write masked
0	1	0	1	_	Reserved (decoded as null)
0	1	1	0	UWMASK	Unlock write masked
0	1	1	1	WMASK	Write masked
1	0	0	0	INTR	Interrupt
1	0	0	1	IDENT	Interrupt acknowledge
1	0	1	0	_	RESERVED (decode as NULL)
1	0	1	1	TBDATA <sup>1</sup>	Tag bad data
1	1	0	0		RESERVED (decode as NULL)
1	1	0	1	~	RESERVED (decode as NULL)
1	1	1	0	~	RESERVED (decode as NULL)
1	1	1	1	IVINTR	Implied vector interrupt

<sup>1</sup>XMI+ protocol only.

#### 3.5 DATA TRANSFER TRANSACTIONS

The XMI architecture supports data transfers of all data sizes to both memory and I/O space (some implementations may not support transfers greater than a longword to I/O space).

Table 3-6 overviews the data transfer transactions. Figures 3-3 to 3-8 show the command/address and data cycles of selected transactions.

Refer to Chapter 4 for memory response requirements on systems which support the XMI+ protocol.

Table 3-6 Data Transfer Transactions

Туре	Description								
Read (READ)	from the respon- aligned and deli transfers may be	Moves a longword, quadword, octaword, or hexword of data from the responder to the commander. Data are naturally aligned and delivered in wraparound order. Multiple transfers may be necessary to transfer all quadwords of an octaword or hexword transaction.							
Interlocked read (IREAD)	memory determi	IREADs to memory space are similar to READs except that memory determines if the transfer should continue based on the state of the block referenced:							
	Block State	Memory Action							
	Free	Locks the location from future IREADs and OREADs <sup>1</sup> and returns the requested data to the commander. The commander must issue an UWMASK to release the lock.							
	Locked or Returns a LOC response to the owned requesting node and terminates the transaction; no data is transferred.								
	Most I/O nodes	space are implementation dependent. treat IREADs the same as READs (and same as WMASKs).							
		larity is implementation dependent. The orted granularity in memory space is							

<sup>&</sup>lt;sup>1</sup>XMI+ protocol.

Table 3-6 (Cont.)	Data Transfer Transactions						
Туре	Description						
Ownership read (OREAD) <sup>1</sup>	Moves a hexword block from memory to a caching node and flags the block as owned in memory. The owning node must issue a DWMASK to write the cached data back to memory and release ownership of the block.						
	Write-back cache nodes use OREADs to perform both writes, and reads with modify intent.						
	The XMI+ protocol supports hexword OREADs only.						
Write masked (WMASK)	Moves specific bytes in a longword, quadword, octaword, or hexword data block from the commander to the responder. The data block is naturally aligned and the bytes to be transferred are identified by a byte mask field.						
	Write transactions are performed with one, two, or four consecutive data transfer cycles with no NULL cycles in between.						
Unlock write masked	Complement of IREAD. Writes data to, and releases the lock on, a locked memory location.						
(UWMASK)	When a node issues an IREAD, it must unlock the memory structure when it is finished by issuing UWMASK with the data to be written. When memory receives the UWMASK, it unlocks the memory location and writes the data as requested. If UWMASK is directed to a currently unlocked location, memory performs a masked write operation.						
Disown write masked	Complement of ownership read. Writes data to an owned hexword block and returns the block to the "free" state.						
(DWMASK) <sup>1</sup>	The XMI+ protocol requires write-back cache nodes to monitor the bus for references to owned memory blocks. If a node detects a transaction (read or write) to a block it owns, the node is required to immediately issue a DWMASK to write the cached data back to memory and release ownership of the block.						
	The XMI+ protocol supports quadword, octaword and hexword DWMASK transactions.						

<sup>&</sup>lt;sup>1</sup>XM!+ protocol.

Туре	Description
'lag bad data (TBDATA) <sup>1</sup>	Used in place of DWMASK by write-back cache nodes if cached data is corrupted. Flags the corresponding memory location as bad.
	Write-back cache nodes implement error correcting code (ECC) on cached data. If a double bit error is detected, a TBDATA is issued in place of DWMASK to flag the data as bad to future references. Tagging a location as bad allows corrupted data to be more readily associated with an actual process since the first read reference to the location will fail.
	The XMI+ protocol supports quadword, octaword and hexword TBDATA transactions.




Figure 3-3 XMI Bus Signals for a Command/Address Cycle

_			8us (	Cycles		
	1	2	3	4	5	6
		WRITE MASKED COMMAND				
		MORE	WDITE	MOITE		
D <63:00>		WRITE ADDRESS	WRITE DATA 0	WRITE DATA 1		
		WRITE MASK				
		LENGTH				
F <3:0>		COMMAND	WRITE DATA	WRITE DATA		
ID <5:0>		CMDR				
CNF <2:0>				ACK	ACK	ACK
ARB	CMDR GRANT	HOLD	HOLD			

QSF-RC1000-BUS08-PSA

	Command/Address Cycle	
F ID CNF <3:0> <5:0> <2:0>	6 6 5 5 5 4 4 3 3 3 2 2 3 0 9 8 7 8 7 2 1 0 9 8	0
0001 001000 000	0111 1 0 A<38:29> All 1s 1 1 0 A<28:0>	
	Write Data Cycles	شبواشيا
F ID CNF <3:0> <5:0> <2:0>	6 3	û O
0010 001000 000	First Quadword	
F '5' CNF <3:0> <5:0> <2:0>	6 3	0
0010 001000 1111	Second Quadword	ٻُ

GSF-RC1000-9US07-PSA

Figure 3-4 Octaword Write Bus Cycles




Figure 3-5 Octaword Read Command/Address Cycle

	n	n+1	n+2	n+3	n+4	ก+5				
D <63:00>		READ DATA 0		READ DATA 1						
F <3:0>		GRD0		GRD1						
ID <5:0>		CMDR		CMDR						
CNF <2:0>				ACK		ACK				
ARB	RSPNDR GRANT		RSPNDR GRANT							
<3:0> <	<3:0> <5:0> <2:0> 3									
		NF 6:0> 3					0			
1001	01000 1	11]	9	econd Que	dword					

@9F-RC1000-BUS09-PSA

Figure 3-6 Octaword Read, Read Response Data Cycles




Figure 3-7 Interlock Read Transaction

#### NOTE

Interlock reads are similar to normal reads except that the memory location is locked and MORE is not allowed. See Figures 3-5 and 3-6.

If the target address is currently locked, memory will respond with the lock response (F <3:0> = 0100) and the XMI data lines (D <63:00>) are ignored.

#### 3-18 XMI BUS FUNCTIONAL DESCRIPTION

condensation with a			er armited by	Co	mn	n e	nd/	Address	Су	cie —		· wyskin	To the last		estation in		طرسوال
₹ <3:0>	ID <5:0>	CNF <2:0>	6 3	6	5 9	5 8	5 7	4 8	4			_	3	_	-		0
0001	001000	000	01	10	0	0	A<	38:29>	w	rite Ma	k	1	0	0		A<28:00>	
F <3:0>	ID <5:0>	CNF <2:0>	6 3	•	W	rit	e D	eta Cyc	المدودات								0
0010	001000	000						<del></del>		Quedwo	rd						

G8F-RC1000-BUS11-PSA

Figure 3-8 Unlock Write Transaction

# 3.6 INTERRUPT TRANSACTIONS

Table 3\_7 Internet Transactions

Neme	Mnom	Description						
Interrupt request	INTR	Issued by I/O nodes to interrupt instruction execution in a processor (or processors) at a specified IPL.						
		Interrupt requests can be broadcast to multiple processor nodes. The first processor responding with IDENT receives the interrupt vector; all other processors clear the interrupt pending condition.						
Interrupt acknowledge	IDENT	Issued by a processor in response to an INTR transaction to request an interrupt vector.						
		If IDENTs are issued simultaneously by two or more processors, the first to gain the bus services the interrupt; the other processors force a passive release.						
Implied vector interrupt	IVINTR	Issued by a node to implement a single-cycle interrupt transaction. The interrupt priority and the interrupt vector value are implied by bits encoded in the interrupt type field.						
		The IVINTR is used for interprocessor interrupts and write error interrupts. Since the interrupt priority and vector are indicated in the transaction, an IVINTR does not require a corresponding interrupt acknowledge cycle.						




Figure 3-9 INTR Transaction





Figure 3-10 IDENT Transaction



627-R61000-BUS14-PBA

Figure 3-11 IDENT Response


@9F-RC1000-BUS18-PQA

Figure 3-12 IVINTR Transaction

# 3.7 ARBITRATION

The XMI arbiter logic<sup>1</sup> has two independent arbitration queues: one for commanders and one for responders. Arbitration for each queue is performed in a round-robin manner, with responder requests receiving higher priority than commander requests.

Figure 3-13 shows the XMI arbitration logic. Note that with a set of dedicated arbitration lines, XMI bus arbitration cycles occur in parallel with data transfer cycles.




GSF\_RC1000-BUS16-PSA

Figure 3-13 Arbitration Block Diagram

<sup>&</sup>lt;sup>1</sup> DCARD on VAX 6000 systems; CCARD on VAX 9000 systems.

# 3.8 BUS INITIALIZATION



GSF-RC1000-BUS17-PSA

Figure 3-14 Bus Initialization Flowchart

# 3.9 XMI NODE REQUIRED REGISTERS


The XMI architecture requires that each node include certain registers in specific locations in the node's nodespace:

Table 3-8 Required and Recommended Registers

Register Name	Mnem	Addr <sup>1</sup>	Status
Device type	XDEV	bb+00	Required
Bus error	XBE	bb+04	Required
Failing address	XFADR	bb+08	Required for commanders
Communication	XCOMM	bb+10	Recommended for RBD
Failing address extension	XFAER	bb+2C	Required for commanders

<sup>&</sup>lt;sup>1</sup>Offset from base address. See Figure 3-2, and Tables 3-1 and 3-2.

Refer to the adapter specific handbooks of the XMI Adapters Handbook Documentation Set for descriptions of the XMI required and adapter specific registers.



# WRITE-BACK CACHE SUPPORT AND THE XMI+ PROTOCOL

#### 4.1 WRITE-BACK CACHE OVERVIEW

Write-back cache enhances system performance by increasing the effective bandwidth of memory write operations. With write-back cache, memory writes, in addition to reads, can be serviced locally by a caching node without the need for generating immediate main memory references. This reduces the overall number of memory writes that we ded otherwise be required.

#### NOTE

In this chapter, the term "XMI+ memory" will be used to denote memory nodes which support the XMI+ protocol.

# 4.1.1 Block Ownership

The implementation of write-back cache on systems which support the XMI+ protocol is based on the "ownership" of data in memory.

XMI+ memory maintains two state bits for each 32 byte block (hexword) of data (see Section 4.2). At any given time, any node on the bus can own any block. The XMI+ protocol ensures that only one node will own a given block at a given time.

# 4.1.2 Gaining Block Ownership

A node gains block cwnership by performing an ownership read (OREAD) transaction. During the time a node owns a block, it is free to write the block without generating main memory transactions. Once a node writes a block in its local cache, the block is considered "dirty" in that only the caching node has the updated data; main memory has the criginal data.

#### 4.1.3 Bus Monitoring

The XMI+ protocol requires write-back cache nodes to monitor the bus for references to memory blocks owned by the node.

If an IREAD or OREAD is issued to a location owned by another node, KMI+ memory will return a locked (LOC) response to the commander. When the owning node detects a reference, it must immediately issue a DWMASK to write the cached data back to memory and release the block.

See Table 4-1 for XMI+ memory responses to bus transactions and to Table 4-3 for the actions taken by the owning node.

# 4.1.4 Releasing Ownership

A node releases block ownership by issuing a disown write mask (DWMASK) or tag bad data (TBDATA) transaction. Once the node writes the data back to memory and releases the block, read references to the block by other nodes result in the updated data being returned by memory. (This assumes that no other node wrote to the block between the OREAD and DWMASK; see Section 4.2.3.)

#### **4.2 MEMORY REQUIREMENTS**

The XMI+ protocol places certain constraints on memory to support write-back cache. This section overviews the major considerations.

#### 4.2.1 Block State

The XMI+ protocol requires memory to maintain two state bits for each heaword block of data. At any given time, a block in memory can be in one of four states:

State	Block Status
Free	Neither owned or locked
Locked	Interlocked as a result of an IREAD
Owned	Owned by a write-back cache node as a result of an OREAD
Tagged bad	Contains corrupted data. (A caching node wrote back corrupted data and tagged the location as bad.)



The current block state determines memory's response to data transfer transactions. Table 4-1 lists the possible responses.

Table 4-1 Memory Response Requirements to Bus Trail sactions

	Block State <sup>1</sup>				
Command	Free	Locked	Owned	Tagged Bad	
READ	GRD	GRD	GRD	RER	
IREAD	GRD(L)	LOC	LOC	RER	
OREAD	GRD(O)	LOC	LOC	RER	
WMASK	Write	Write	Write	Write	
UWMASK	Write <sup>2</sup>	Write(F)	Write <sup>2</sup>	Write <sup>2</sup>	
DWMASK	Write(F)2	$Write(F)^2$	Write(F)	Write <sup>2</sup>	
TBDATA	Write(B)2	Write(B) <sup>2</sup>	Write(B)	Write <sup>2</sup>	

<sup>&</sup>lt;sup>1</sup>Letter in parentheses indicates the next state if it is different from the current state: F = free, L = locked, O = owned, and B = tag bad.

# 4.2.3 Servicing READ and WMASK Transactions

Under the XMI+ protocol, owned memory locations cannot be read or written by another node until released (disowned) by the owning node. To accommodate READ and WMASK transactions to owned blocks, without the need for considering data ownership, XMI+ memory includes buffers and command queues. This allows memory to buffer writes, and defer reads, to owned locations until the data has been written back.

Table 4-2 lists the actions taken by XMI+ memory on READs and WMASKs to owned locations.

<sup>&</sup>lt;sup>2</sup>Error condition.

Table 4-2 Memory Actions on READs and WMASKs to Owned Blocks

18019 4-2	2 Memory Actions on READS and WMASKS to Owned Bloc				
Command	Memory Actions				
READ	On a READ to an owned location, memory:				
	1. Stores the command, address, and ID in a deferred queue				
	2. Waits for the owning node to issue DWMASK				
	3. Processes the DWMASK with any required masking as indicated by the associated write buffer (if any; see WMASK actions below)				
	4. Processes all deferred reads that match the DWMASK address and returns the data with the appropriate response to the commander				
	The order in which reads are processed is not critical except that all deferred reads to the DWMASK address must be processed before continuing with other commands.				
WMASK	On a WMASK to an owned location, memory:				
	1. Immediately writes the data into the block				
	2. Stores the command, address, and mask bits in a buffer				
	3. Waits for the owning node to issue a DWMASK				
	<ol> <li>Executes the DWMASK, but modifies the mask bits such that bytes written by the WMASK are not overwritten by the DWMASK.</li> </ol>				
	A mask buffer covers a hexword and, therefore, contains 32 mask bits (one bit for each byte).				
	5. Releases the block and the corresponding mask buffer				
	If more than one write occurs to a given block between OREAD and DWMASK, XMI+ memory performs each write in order, accumulating a composite byte mask representing all bytes written by all WMASKs to the block. Memory uses the composite mask to modify the bytes not written by previous writes to that location.				

# 4.2.4 Memory/Local Cache Consistency

To maintain consistency between local caches and main memory, all writeback cache nodes monitor the bus for potential references to memory blocks which may be owned by the node.

The action taken by a caching node on memory references by other nodes depends on the type of transaction and the result of comparing the bus address to entries in the local cache.

The following table lists the results possible from comparing the bus address to entries in a local cache. Table 4-3 lists the actions taken by a caching node in response to memory transactions by other nodes.

Compare Result	Indicates referenced location i::
Miss	Not present in local cache
Clean hit	Present, marked valid, and unmodified (dirty bit clear)
Dirty hit	Present, marked valid, and modified (dirty bit set)

Table 4-3 Write-back Cache Action in Response to Bus Transactions

	Transaction Type					
Compare Result	READ	IREAD	OREAD	wmase/ uwmase	DWMASK	
Miss	No action (all transaction types)					
Clean hit	None	Invalidate <sup>1</sup>	Invalidate	Invelidate	Error	
Dirty hit	Write <sup>2</sup>	Write <sup>2</sup>	W:io <sup>3</sup>	Write <sup>3</sup>	Error	

<sup>&</sup>lt;sup>1</sup>Node specific.

<sup>&</sup>lt;sup>2</sup>Write-back cached data with DWMASK.

<sup>8</sup> Write-back cached data with DWMASK and invalidate cache.

#### 4.3 I/O CONTROLLER SUPPORT


The XMI+ protocol supports I/O controllers that are compatible with the XMI protocol; I/O nodes do not perform OREAD and DWMASK transactions.

#### **I/O Write to Memory**

From the point of view of an I/O node, writes always complete just as they would with the XMI protocol. See Section 4.2.3 for the servicing of writes to owned blocks.

#### 1/O Read From Memory

MMI+ memory services I/O reads of memory the same as CPU reads. If the read reference is to an owned location, the read command is deferred until the DWMASK is issued; see Section 4.2.3.



# 5 DIAGNOSING XMI BUS RELATED ERRORS

#### 5.1 NODE RBDs AND SELF-TESTS

XMI nodes include ROM-based diagnostics (RBDs) which are stored in non-volatile memory on the node module. The RBDs are run by calling the RBD user interface with the console "Z" command and then executing the appropriate RBD. The node self-tests are part of the RBD and are run when the node is initialized or when invoked by the operator.

Refer to the adapter specific handbooks of the XMI Adapters Handbook Documentation Set for adapter specific RBD and self-test descriptions.

# 5.2 ERROR CONDITIONS

#### **Parity Error**

All nodes menter parity on the bus to detect single-bit errors. XMI receivers that detect bad parity ignore the current cycle and return a NOACK confirmation code.

# **Inconsistent Parity Error**

Under certain conditions, some nodes may detect bad parity while others compute good parity. If the target of a transaction computes good parity, the cycle may be ACKed (and assumed good by the commander), even if other nodes ignore the cycle due to bad parity.

For memory-space write and OREAD (XMI+ protocol) transactions, this class of error may result in cache coherency problems due to cached processors failing to perform cache invalidates. CPU nodes running the XMI+ protocol recover from this type of error by executing error recovery software which flushes the cache (invalidating all unmodified blocks and writing back to memory all modified blocks).

For IVINTR transactions, some destinations of the IVINTR transaction may not receive the interrupt. All other XMI bus transactions are insensitive to this class of error.

#### **Transaction Timeout**

The XMI protocol supports three types of timeouts commanders may use to detect transaction failures. Responders must ensure that, under normal conditions, transactions do not exceed the timeout periods. XMI timeouts in a given node can be disabled by setting bit <2> of the XMI bus error (XBE) register.

Table 5-1 XMI Bus Transaction Timeouts

Туро	Description
Response	During a READ, IREAD, or IDENT, if a commander does not receive all read responses within a certain number of cycles after the transaction is issued, the transaction is considered to have failed. Note that this does not imply that a responder is not functioning; XMI receivers ignore cycles with bad parity and response timeouts can occur as a result of ignored cycles.
Retry	An XMI commander may need to reissue an XMI transaction if it receives a NOACK or a LOC response. If the commander cannot successfully complete the transaction within the retry timeout period, the transaction is considered to have failed.
Lockout	When an XMI commander is repeatedly denied access to a shared resource, it must assert XMI LOCKOUT to ensure access to the resource. If the commander cannot successfully complete the transaction during the lockout timeout interval, the transaction is considered to have failed.

#### Sequence Error

Many transactions require that XMI cycles occur in a certain sequence. If the cycles occur out of sequence, the transaction is in error.

READ, IREAD, and IDENT transactions incorporate sequence IDs in the read data responses (GRDn, CRDn, and RER) to denote the read response cycle. The required order of sequence ID(s) for read responses is as follows:

Data Size	Sequence ID(s)
Longword 1	0
Quadword	0
Octaword	0,1
Hexword	0,1,2,3

The sequence ID for RER is implicitly 0.

For write transactions, the correct sequencing of cycles is determined by the location of the write data cycles relative to the write command cycle, rather than the use of sequence IDs. The write command cycle and associated write data cycles must occur in contiguous time slots. If a responder detects missing data cycles in a write transaction, the incorrect cycle (and subsequent write data cycles) are NOACKed.

#### **5.3 ERROR HANDLING**

XMI commanders and responders react to error conditions as follows:

- On an XMI bus error (denoted by the setting of XBE <31>), controllers/adapters do not clear the XMI visible XBE bits, but instead rely on the host (a CPU node) to clear the bits.
- Receivers that detect bad parity ignore the cycle.
- Responders ignore write transcritions with a sequence or parity error (data at the referenced location is not modified since the entire write transaction is ignored).
- Responders receiving a NOACK to a read response do not transmit further read responses associated with that transaction within 10 XMI cycles of the NOACK.
- Memory nodes running the XMI protocol do not set a lock bit unless all read responses associated with an IREAD receive an ACK.
  - Memory nodes running the XMI+ protocol set the lock or ownership bits on successful receipt of the IREAD or OREAD command/address cycle.
- Memory nodes do not clear a lock bit unless all write data cycles associated with the UWMASK are properly received.
- Cached processors detecting an inconsistent parity error either flush their cache, perform a machine check, or take appropriate action to maintain data consistency.

#### 5.4 ERROR RECOVERY

Error recovery involves one or more repeat attempts of the failed transaction before reporting a hard error. Failed XMI transactions are retried under the following conditions:

- Any write to, or read from, memory space
- Any WMASK, UWMASK, READ, or IREAD to I/O space (OREAD, DWMASK, and TBDATA are not supported to I/O space)
- Any NOACK on the command cycle of any transaction. The transaction is automatically retried by hardware.
  - NOACK can result from either a reference to nonexistent memory (NXM) or from a bus parity error. A transaction failing the retry is assumed to be an NXM.
- Any IDENT receiving a response timeout. This may result in a lost interrupt vector, the consequences of which may require servicing by software.

Note that on systems interfaced to a VAXBI bus, it may be unsafe to retry a READ or IREAD to VAXBI I/O space which resulted in an response timeout since some I/O devices may have read side effects.

# 5.5 ERROR REPORTING

The XMI bus protocol supports two mechanisms that signal error conditions to processors it normal transaction-level error reporting cannot be used.

Normal transaction-level error reporting mechanisms include NOACK, read error response (RER), and timeout. The mechanisms that signal error conditions to processors if normal transaction-level error reporting cannot be used are:

Mechanism	Description	
Write error interrupt	This transaction is directed to one or more CPU nodes, resulting in each targeted CPU taking an IPL 1D (hex) error interrupt. The CPU then identifies the source of the write error interrupt.	
XMI TRIGGER 1	When XMI TRIGGER is asserted, all XMI CPUs take an IPL 1D (hex) error interrupt.	

This signal may be labeled XMI FAULT in some implementations. Use of XMI TRIGAL 3 (or XMI FAULT) is system specific.



 Document Title:

**CIXCD HANDBOOK** 

Crear Number:

EK-CIXCD-HB-001

This handbook is part of the XMI Adapters Handbook Documentation Set (EK-KMIAD-HB). The handbook can be ordered separately or as part of the set.

The XMI Adapters Handbook Documentation Set is a dynamic document which will be periodically updated as new XMI adapters are announced. The first release of the set includes the following handbooks:

Order Number	Title
er-xmiov-hb	XMI Bus Overview Handbook
ek-cixcd-hb	CIXCD Handbook
EK-DEMNA-HB	DEC LANcontroller 400 (DEMNA) Handbook
ek-dwwga-hb	DWMBA Handbook

This handbook and the document set are for VAX system trained Digital customer service personnel who are familiar with the XMI bus architecture.

# **CIXCD Handbook**

Order Number EK-CIXCD-HB-001

This document is part of the XMI Adapters Handbook Documentation Set (EK-XMIAD-HB). The document can be ordered separately or as part of the set. The CIXCD Handbook and the XMI Adapters Handbook Documentation Set are for VAX system trained Digital customer service personnel who are familiar with the XMI bus architecture.

Revision/Update information: Revision 1.0



#### Jeauny, 1991

The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors that may appear in this document.

The software described in this document is furnished under a license and may be used or copied only in accordance with the terms of such license.

No responsibility is assumed for the use or reliability of software on equipment that is not supplied by Digital Equipment Corporation or its affiliated companies.

Restricted Rights: Use, duplication, or disclosure by the U. S. Government is subject to restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013.

Copyright © Digits' Equipment Corporation 1991

All Rights Reserved. Printed in U.S.A.

The following are trademarks of Digital Equipment Corporation:

 DEC
 UNIBUS
 VAX 9000

 DECUS
 VAX
 VAXBI

 PDP
 VAX 6000
 XMI



This document was prepared and published by Educational Services Development and Publishing, Digital Equipment Corporation.

# **Contents**

Abo	out This Manual	vii
1	CIXCD INTERFACE OVERVIEW	
1.1	INTRODUCTION	1-1
1.2	FUNCTIONAL OVERVIEW	1-1
1.3	FEATURES	1-6
1.4	SPECIFICATIONS	1-7
1.5	RELATED LOCUMENTATION	
2	CIXCD CONFIGURATIONS	
2.1	INSTALLATION REQUIREMENTS	2-1
2.2	CONFIGURATION JUMPERS	2–1
3	CIXCD SELF-TEST (XCDST) AND ROM-BASED DIAGNOSTICS (RBDs)	
3.1	CIXCD SELF-TEST (XCDST)	3-1
32	ROM-BASED DIAGNOSTICS (RBDs)	3-3
3.2	1 RBD User Interface	3-3
3.2	2 RBD Commands and Control Keys	3-4
3.2	3 RBD Error Report Formats	3_6
3.2	4 Sample RBD Run	3–7

4	CIXCD MACRODIAGNOSTICS AND SUPPORT PROGRAMS	
4.1	INTRODUCTION	4-1
4.2	DIAGNOSTIC PROGRAMS	4–2
4.3	RUNNING EVGAA AND EVGAB	4-4
4.3.1	Sample EVGAA Run	4-7
4.3.2	Sample EVGAB Run	4-9
4.4	RUNNING EVGAC	4-10
4.4.	Sample EVGAC Run	4-10
4.4.2	EVGAC Program Parameter Register	4-11
4.4.3	B EVGAC Program Parameters	4-14
4.4.4	EVGAC Support Files	4-16
4.5	RUNNING EVGEA	4-19
4.5.	1 Sample EVGEA Run	4-19
4.5.	2 Sample EVGEA Error Message	4–19
4.6	EEPROM UPDATE/VERIFICATION UTILITY	4-21
4.7	MAINTENANCE SUPPORT TOOLS	4-23
5	CIXCD REGISTERS	
5.1	INTRODUCTION	5-1
5.2	CIXCD REGISTER TYPES	5-2
5.3	ADDRESSING XMI VISIBLE REGISTERS	5-3
5.4	INTERNAL BUS (IB) REGISTER ADDRESSING	56
5.5	REGISTER DESCRIPTION CONVENTIONS	5-10
5.6	HARDWARE REGISTERS — XMI ARCHITECTURE	5-11
5.6.	1 XMI Device Register (XDEV, bb+00000)	5-12
5.6.	2 XMI Bus Error Register (XBER, bb+00004)	5-15
5.6.	3 XMI Failing Address Register (XFADR, bb+00008)	5-20
5.6.	4 XMI Failing Address Extension Register (XFAER, bb+0002C)	5-21
5.6.	5 KMI Communications Register (XCOMM, bh+00010)	5-21
<b>5.7</b>	HARDWARE REGISTERS — CI ARCHITECTURE	5-23
5.7	.1 Port Scan Control Register (PSCR, bb+00014)	5-24
5.7	2 Port Scan Data Register (PSDR, bb+00018)	5-26
5.7	.3 Port Maintenance Control/Status Register (PMCSR,	5-27

5.7.4	Port Diagnosti: Control/Status Register (PDCSR,	
U. 1.12	bb+00020)	5-33
5.7.5	Port Status Register (PSR, bb+00024)	5-34
5.8	SOFTWARE REGISTERS	5-37
5.8.1	Port Queue Block Base Register (PQBBR, bb+01000)	5-37
5.8.2	Port Error Status Register (PESR, bb+01008)	5-38
5.8.3	Port Failing Address Register (PFAR, bb+0100C)	5-38
5.8.4	Port Parameter Register (PPR, bb+01010)	5-39
5.8.5	Port Serial Number Register (PSNR, bb+01014)	5-41
5.8.6	Port Interrupt Destination Register (PIDR, bb+01018)	5-41
5.8.7	Port Interrupt Vector Register (PIVR, bb+01020)	5-42
5.8.8	PCQOCR to PMTECR (bb+01028 to bb+01054)	5-42
5.8.9	Port Parameter Extension Register (PPER, bb+01058)	5-44
Exa	npies	
3–1	Invoking the RBD User Interface	3_4
3-2	Sample RBD Error Report	3-6
3-3	Sample RBD Run With Failure (VAX 6000 System)	3-7
3-4	Sample RBD Run With Failure (VAX 9000 System)	3-8
4-1	VAX/DS Attach and Select for CIXCD	4-6
4-2	Sample PARAMETER.PAR File	
4-3	Sample PATTERN.PTN File	4-18
Figu	i Pag	
1-1	CIXCD Interface in a VAXcluster	1-2
1-2	CIXCD Functional Block Diagram	
2-1	XMI Cardcage — VAX 9000 System Implementation	2 <u>~</u> 3
2-2	CIXCD-AA Bulkhead Cable	2-4
2-3	CIXCD Header Assembly	2-6
2-4	CIXCD Configuration Jumpers	2-6
4-1	Diagnostic Loopback Cable Connections	4-8
4-2	EVGAC Program Parameter Register	4-12
4-3	EEPROM Memory Map	4-27
5 <b>-1</b>	XMI Node Space Addressing	
- P	- control of the Cont	•

## vi Contente

Table		
1-1	CIXCD Logic Element Descriptions	1-5
1-2	CIXCD Specifications	1-7
1-3	CI Bus Specifications	1-9
2-1	CI Node Address Jumpers	2-7
2-2	Boot Time Jumpers	2-8
2–3	Disable Arbitration, Extend Header, and Extend ACK Timeout Jumpers	2–9
2-4	Alter Delta (Quiet Slot) Time Jumpers	2–9
2-5	Cluster Size Jumpers	2-10
3-1	XCDST Indications After Power Up or XMI Reset	3-1
3-2	XCDST Diagnostics	3–2
3–3	CIXCD RBD Sample Tests List	3–3
3-4	RBD Commands	3-4
3-5	RBD START Command Qualifiers	3–5
3-6	RBD Control Keys	3–5
3-7	RBD Error Report Levels	36
4-1	CIXCD Macrodiagnostics	4-2
4-2	EVGAA Event Flags	4-8
4-3	EVGAB Event Flage	4-9
4-4	EVGAC Event Flags	4–11
4−6	EVGAC Program Parameter Register Bit Descriptions	4-13
4-6	EVGAC Program Parameters	4-14
4-7	EVGAC Support Files	4-16
4-8	PARAMETER.PAR File Structure	4-17
4_9	EVGEA Program Sections	4–20
4-10	VAXcluster System Maintenance Tools	4-23
5-1	CIXCD Register Types	5-2
5-2	CIXCD XMI Visible Registere	5-4
5-3	IB Accessible Register Locations	5
5-4	Internal Registers	5-1
55	PCQ0CR (bb+01028) to PMTECR (Lb+01054)	5-43

# **About This Manual**

#### Intended Audience

This handbook is part of a series of handbooks which comprise the XMI Adapters Handbook Documentation Set (EK-XMIAD-HB). This handbook and the handbook set are for VAX system trained Digital customer service personnel who service XMI-based systems and subsystems. Users of the handbook set should be familiar with the XMI bus architecture (either through the XMI Bus Concepts course or through practical experience) and have a minimum of level 1 hardware maintenance training on one or more VAX systems (for example, VAX 6000 or VAX 9000 systems).

### **Document Scope and Structure**

Several I/O adapters have been developed to interface the XMI bus to devices which employ different bus structures and protocols. These adapters are available as stand-alone options and may be installed on a variety of systems or subsystems.

The XMI Adapters Handbook Documentation Set provides a single, quick reference source to the type of information most frequently required to service XMI adapters. This handbook contains information specific to the CIXCD option.

This handbook is divided into five chapters:

Chapter 1 introduces the CIXCD and overviews its physical and functional characteristics.

Chapter 2 indicates the configuration requirements for installing the option.

Chapter 3 describes the CIXCD's power-up self-tests and ROM-based diagnostics.

Chapter 4 reviews the CIXCD's macro-level diagnostics and support programs.

Chapter 5 describes the XMI required and CIXCD specific registers.

#### Conventions

addresses All addresses are given in hexadecimal (hex).

bits All bit numbers are given in decimal with the bit(s) enclosed in

angle brackets; for example <31>.

Multiple individual bits or bit fields are separated by commas with bit fields indicated by two numbers separated by a colon. For example <31:24,20,18,14:10> indicates bits 31 through 24 (inclusive), bit 20, bit 18, and bits 14 through 10 (inclusive).

CTRUX Specifies to press and hold the Ctrl key while pressing the

key; for example, CTRUC.

[item] . . . Indicates the item is optional. The horizontal ellipsis indicates

that additional optional items can be entered.

Vertical ellipsis in examples, tables, or figures, indicate that not

all information is shown.



# CIXCD INTERFACE OVERVIEW

## 1.1 INTRODUCTION

The CIXCD is a high-performance I/O interface which connects the XMI to the serial computer interconnect (CI) bus. The CIXCD implements the VAX-11 CI port architecture and incorporates resequencing dual path (RDP) protocol which supports simultaneous dual path operation of the CI. RDP protocol allows for independent operation of each CI path, enabling the CIXCD to transmit separate message packets over both CI paths simultaneously.

Figure 1-1 illustrates the dual pathing capability of the CIXCD in a VAXcluster.

# 1.2 FUNCTIONAL OVERVIEW

The CIXCD logic is partitioned into five major functional sections, implemented primarily by high-density gate arrays. Figure 1–2 shows the logic sections with gate array mnemonics given in the dashed boxes. Table 1–1 briefly describes each logic section.




Figure 1-1 CIXCD Interface in a VAXcluster




Figure 1-2 (Continued, next page) CIXCD Functional Block Diagram




Figure 1-2 CIXCD Functional Block Diagram

Element	Description
XMI corner	Provides the interface path to the XMI. Consists of the required XMI XLATCH chips (7) and the XCLOCK chip.
VOMX	XMI interface and data mover gate array.
	Performs the XMI read (mover $\mathbb{A}$ ) and write (mover $\mathbb{B}$ ) transactions Includes the CIXCD interrupt logic.
	The data movers are each 32 bits wide and operate at a maximum bandwidth of 20 Mbytes/s. The movers are free running once started by the port microprocessor.
MCDP	Microcontrol and data path gate array.
	Houses the port microprocessor (port processor) which controls all CIXCD functions.
	The port processor is a bit-sliced microprocessor with a microsequencer and an $8K \times 86$ bit control store. ALU operations are executed every 64 ns with next-address calculations every 128 ns. Data transfers occur over a 32-bit data path with parity.
	The port processor is supported by 32 GPRs, a 16 $\times$ 33 bit microstack, an 8K $\times$ 33 bit local store, and a 32K $\times$ 86 bit electrically erasable programmable read-only memory (EEPROM). The EEPROM contains the CIXCD self-test microdiagnostics and the functional microcode.
MCWI	Memory controller/wire interface gate array.
	Implements the CI protocol and controls the CI receiver/transmitters.
	Requests for access to packet buffer memory (8K $\times$ 32 RAM) from the CI wire, the data movers, and from the port processor are arbitrated and controlled by the memory control logic.
CIRT	CI receiver/transmitters gate array.
	Independent interfaces to the CI wires. Performs Manchester encoding and decoding, clock/data separation, and byte framing and synchronization.

# 1.3 FEATURES

- Resequencing dual path protocol
- Parity on all internal buses and control stores
- Writable control store
- Internal and external diagnostic loopback capability
- Data integrity with cyclic redundancy checking (CRC)
- Round-robin arbitration at heavy loading for each path
- Contention arbitration at light loading for each path
- Packet-orientated data transmission
- Immediate acknowledgment of packet reception

# 1.4 SPECIFICATIONS

#### Table 1-2 CIXCD Specifications

#### Components

#### CIXCD-AA - VAX 2000 VAXcluster Interface

T2080 Module

17-02894-01 Bulkhead cable assembly Backplane jumpers (30) 12-14314-01

Header card 54-20225-01

CIXCD Users Guide EK-CIXCD-UG

#### CIXCD-AB - VAX 6000 VAXcluster Interface

T2080 Module

Bulkhead cable assembly 17-02894-02 Backplane jumpers (30) 12-14314-01

Header card 54-20225-01

CIXCD Users Guide EK-CIXCD-UG

#### Recommended Spares

#### F6-T2080-00

T2080-00 CIXCD service spare Package assembly 37-01183-01

T2080 module insert document EK-CIXCD-01

Blank TK50 tape TK50-K

#### F5-20225-01

54-20225-01 Header card spare 37-00813-04 Header card packing

EK-CIXCD-02 Header card insert document

## Table 1-2 (Cont.) CIXCD Specifications

Rewises and	laten.
RESIDENCE OF REAL PROPERTY.	

Temperature

Operating 10°C to 40°C (50°F to 104°F) ambient temperature

with a gradient of 10°C (18°F)/h

Storage/shipping -40°C to 70°C (-40°F to 158°F) ambient

temperature with a gradient of 20°C (36°F)/h

Relative humidity

Operating 10% to 90% with a maximum wet hulb

temperature of 28°C (82°F), a minimum dew

point of 2°C (36°F), and no condensation

Storaga/shipping

5% to 95% with no condensation

Altitude

Operating Sea level to 2.4 km (8000 ft)

Maximum operating temperatures decrease by a

factor of 1°C/1000 ft (1.8°F/1000 ft) for operation

above sea level

Shipping/storage Up to 9.1 km (30,000 ft) above sea level (actual or

effective by means of cabin pressurization)

Shock 5 Gs peak at 7 to 13 ms duration in three axes

mutually perpendicular (maximum)

#### Power

Voltage/Current (nominal) Maximum ripple

+5.0 Vdc at 5.9 A 300 mV

-5.2 Vdc at 1.8 A 150 mV

-2.0 Vdc at 0.5 A 150 mV

## Table 1-2 (Cont.) CIXCD Specifications

Data Transfer

Data format Manchester encoded serial packet

Data integrity Cyclic redundancy check

Arbitration Light loading - contention

Heavy loading - round-robin

### Table 1-3 CI Bus Specifications

Bus width Serial

External length 45 m (147.64 ft) maximum

140 Mbits/s (maximum) Transfer rate


Bus loading 32 nodes (maximum)

Double shielded coaxial, BNCIA-XX Cable type

50 ohme Cable impedance

# 1.5 RELATED DOCUMENTATION

Order Number	Title
ek-cixcd-ug	CIXCD User's Guide
EK-CIXCD-TM	CIXCD Technical Manual
EK-VXDSU-UG	VAX Diagnostic User's Guide
ek-vxdsu-u1	VAX Diagnostic User's Guide Update
ek-vx11d-ug	VAX Diagnostic System User's Guide
aa-F152a-TE	VAX Diagnostic Software Handbook
ek-8008-ug	SC008 Star Coupler User's Guide
ek-cisce-ug	CISCE-AA Installation Guide
EK-VCSRM-PK	VAXcluster Service Reference Manual
EK-VSCIT-RM	Introduction to VAXcluster Troubleshooting
ek-vcsfp-rm	VAXcluster System Troubleshooting Flow Procedures



# 2.1 INSTALLATION REQUIREMENTS

The CIXCD option requires one XMI I/O slot<sup>1</sup> for the T2080 module, and one I/O connector panel opening for the CI bulkhead cable connector panel (Figures 2–1 and 2–2).

The CIXCD also includes a header assembly which is a circuit hoard that converts received CI signals to ECL logic levels. The CI bulkhead cables connect to the header assembly which plugs into the CI backplane (Figure 2–3).

## 2.2 CONFIGURATION JUMPERS

The CIXCD configuration jumpers are installed in zones D2 and E2 of the XMI backplane slot. The jumpers are denoted as W1 through W30, with W9 being reserved.

Figure 2-4 shows the CIXCD jumpers. Tables 2-1 to 2-5 list the jumper configurations.

<sup>&</sup>lt;sup>1</sup> In VAX 9000 systems, all slots except slots 7 and 8 are I/O slots. In VAX 6000 systems, the CIXCD can be installed in slots 1 to 4 and B to E.

#### 2-2 CIXCD CONFIGURATIONS

Note that a system with no jumpers is configured as follows:

CI node address: 0

Boot time: 1500 seconds

Normal CI arbitration

Normal header

• Delta time: ? (see following note)

Cluster size: 16

Normal ACK timeout

#### NOTE

The CIXCD, and all devices in a cluster which contain a CIXCD, must be configured for a delta time of 10. If the delta time jumpers (Table 2-4) are configured to any other value, they must be changed to reflect a delta time of 10. The value of 7 in the preceding list is given only to indicate the delta time if no jumpers are installed.




Figure 2-1 XMI Cardcage — VAX 9000 System Implementation




Figure 2-2 CIXCD-AA Bulkhead Cable




Figure 2-3 CIXCD Header Assembly




Figure 2-4 CIXCD Configuration Jumpers

Table 2-1 CI Node Address Jumpers

	True A	ddress	والمراجعة المراجعة ا		·		·	
CI Node	W16 W17 E1/31 E2/32	W18 E3/33	W19 E4/34	W20 E5/35	W21 E6/36	W22 E7/37	E8/38	
0	out	out	out	out	out	out	out	out
1	out	out	out	out	out	out	out	in
2	out	out	out	out	out	out	in	out
•								
•				•				
•								
223	jr	in	out	in	in	in	in	in
	Compl	oment A	ddress'					
CI Node	W1 D1/81	W2 D2/82	W3 D3/33	W4 D4/34	W6 D6/35	W6 D6/36	W7 D7/37	W8 D6/38
0	out	out	out	out	out	out	out	out
1	out	out	out	out	out	out	out	in
2	out	out	out	out	out	out	in	out
•								
223	in	in	out	in	in	in	in	in

<sup>&</sup>lt;sup>1</sup>The true address and the complement address jumpers must be configured for the same CI node address. The node addresses are given in decimal. Addresses 224 through 255 are reserved for Digital.

Table 2-2 Boot Time Jumpers

Time <sup>1</sup>	W24 E9/39	W25 E10/40	W26 E11/41	W27 E12/42
1500	out	out	out	out
1400	out	out	3-1. t	in
1300	out	out	in	out
1200	out	out	in	in
1100	out	in	out	out
1000	out	in	out	in
0900	out	in	in	out
0860	out	in	in	in
0700	in	out	out	out
0600	in	out	out	in
0500	in	out	in	out
0400	in	out	in	in
0300	in	in	out	out
0200	in	in	out	in
0100	in	in	in	out
0000	in	in	in	in

<sup>&</sup>lt;sup>1</sup>On CI ports which support maintenance states, the time, in seconds, that a port waits to exit the unini lialized state following power up. The boot time delay does not apply to the CINCD since the CINCD does not implement this feature.

Table 2-3 Disable Arbitration, Extend Header, and Extend ACK Timeout Jumpers

Jamper	le .	Out
W10 D10/40	Disable normal CI arbitration <sup>1</sup>	Normal arbitration (default)
W11 D11/41	Extend header <sup>2</sup>	Normal header (default)
W12	Extend ACK timeout <sup>3</sup>	Normal ACK timeou! (default)

Alleres for initiating a transmit after waiting on , ne delta (quiet slot) time.

Table 2-4 Alter Delta (Quiet Siot) Time Jumpers

Quiet Slot Count	W28 E13/43	W20 E14/44	W30 E15/45	
7	out	out	out	
101	out	out	in	
Reserved	out	in	out	
Reserved	out	in	in	
Reserved	in	out	out	
Reserved	in	out	وَمِ وَ	
Reserved	in	in	out	
Programmable	in	in	in	

<sup>&</sup>lt;sup>1</sup>The CIXCD requires a delta time of 10. If the jumpers are configured to any other value, they must be changed to reflect a delta time of 10.

<sup>&</sup>lt;sup>2</sup>Extends the number of bit sync characters in the header.


<sup>3</sup> increases the timeout period for an ACK return.

## 2-10 CIXCD CONFIGURATIONS

Table 2-5 Cluster Size Jumpers

jizo <sup>1</sup>	W19 D13/49	W14 D1444	W15 D15/45	
16	iuo	out	out	
12	out	out	in	
34	out	in	out	
128	зио	in	in	
224	in	out	out	
Reserved	in	out	in	
Reserved	in	in	out	
Reserved	in	in	in	

<sup>&</sup>lt;sup>1</sup>Cluster size is given in decimal. Value indicates the maximum number of nodes supported by a port. The default is 16.



# CIXCD SELF-TEST (XCDST) AND ROM-BASED DIAGNOSTICS (RBDs)

# 3.1 CIXCD SELF-TEST (XCDST)

The CIXCD self-test automatically runs on system power up or on an XMI reset. The XCDST can also be run as RBD 0 from the RBD user interface. The XCDST program is stored in the EEPROM and requires that the port microprocessor be operational.

Table 3-1 XCDST Indications After Power Up or XMI Reset

Result	Indication(e)	
Pass	Yellow self-test passed (STP), LED illuminated.	
Fail	LED extinguished. Self-test failed bit (STF, bit 10) in XMI bus error register (XBER) set. Error code (failing test number) written to port diagnostic control/status register (PDCSR).	

#### NOTE

See Examples 3-3 and 3-4 for sample outputs of an XCDST run from the RBD interface.

Table 3-2 XCDST Diagnostics

Test	Title <sup>1</sup>	
1	Port processor ALU status and branch	
2	ALU arithmetic/logical functions	
3	General purpose registers	
4	Microsequencer stack	
5	Internal bus loopback	
6	Interval timer	
7	Local store	
8	Memory control and wire interface	
9	Data mover A	
10	Data mover B	
11	XMI commander	
12	XMI responder	
13	Data mover loopback	
14	XMI bas error register	
15	XMI device register	
16	XMI failing address registers	
17	Port processor internal conditions	
18	MCWI error detection logic	
19	XMOV error detection logic	
20	Interrupt control registers	
24	CI internal maintenance loopback	

<sup>&</sup>lt;sup>1</sup>The XCDST is subject to change with new releases of the CIXCD. Refer to the XCDST listings for test numbers and titles applicable to a given CIXCD revision.

The RBDs provide more extensive testing of selected CIXCD logic functions. The RBDs are stored in the EEPROM and are accessed by invoking the RBD user interface.

Table 3-3 CIXCD RBD Sample Tests List

Title <sup>1</sup>	
Power up self-test (XCDST)	
CI internal/external maintenance loopback	
Port local store exerciser	
Port packet buffer exerciser	
XMI commander exerciser	
XMI communications register (XCOMM) exerciser	
CIXCD soft register exerciser	

<sup>&</sup>lt;sup>1</sup>The RBDs are subject to change with new releases of the CIXCD. Refer to the RBD listings for test numbers and titles applicable to a given CIXCD revision.

#### 3.2.1 RBD User Interface

The RBD user interface communicates with the host console through the XMI communications register (XCOMM). The interface is entered by issuing the console "Z" command, specifying the node to which the console is to be logically connected, followed by the TEST/RBD command (Example 3-1).

#### 3-4 CIXCD SELF-TEST (XCDST) AND ROM-BASED DIAGNOSTICS (RBDs)

```
>>> >>>Z C ;Connect console to XMI node C ?43 Z connection successfully started C>>TEST/RBD ;Call RBD user interface RBDC> ;RBD prompt
```

#### a. VAX 6000 Systems

#### b. VAK 9000 Systems

# Example 3-1 Invoking the RBD User Interface

# 3.2.2 RBD Commands and Control Keys

The RBD command parser supports the minimum subset of commands required by the XMI RBD specification. Commands may be entered in uppercase or lowercase. The bell character and a question mark are returned on incorrect syntax.

Table 3-4 RBD Commands

Command'	Function	
STart n	Starts the specified diagnostic (n). (See Table 3-5 for START command qualifiers.)	
<b>Q</b> Uit	Returns control to the CIXCD functional microcode. After QUIT is issued, the CIXCD is initialized. TEST/RBD must be issued to resume RBD execution.	
Examine x	Examines contents at address x (hex).	

Qualifler	Diagnostic Action	
/LE	Loop on test where the first error occurred. Continue error reporting, if enabled.	
	Press CTRL/C, CTRL/Z, or CTRL/Y to terminate the loop and print the error summary on console terminal.	
/HE	Halt on error, report error, and execute the clean-up code. The default is continue on error.	
/IE	Inhibit error reporting to console terminal. The default is to enable error reporting.	
	/IE is commonly used in combination with /LE.	
/TR	Trace (display) test number at start of each test. Disabled by default.	
/PE	Output bell character to terminal on error.	
	/BE is commonly used with /IE and /LE to loop on intermittent errors.	
/P=n	Run n (decimal) passes of each test selected. The default is one pass. Specify n=0 for infinite passes (CTRL/C, CTRL/Z, or CTRL/Y to halt).	
/Ten(:m)	hun one ( $T=n$ ) test or range of tests ( $T=n:m$ ). Specify test number(s) in decimal. The default is all tests.	

Table 3-6 RBD Control Keys

Key	Mode	Function
CTRL/C	Running Parser	Stop diagnostic execution, execute the clean-up code Disregard previous input
CTRL/U	Running Parcer	Ignored Same as CTRL/C
CTRL/Y	Running Parser	Stop diagnostic, do NOT execute the clean-up code Same as CTRL/U
CTRL/Z	Running Parser	Same as CTRL/C Same as QUIT command

# 3.2.3 RBD Error Report Formats

The CIXCD follows the XMI standard for RBD error reports, supporting three levels of error reporting.

Table 3-7 RBD Error Report Levels

Lovel	Type	Error Report Line Fields
1	Summary	Pass/fail indicator  XMI node number  CIXCD identifier  Decimal pass count
2	Error class/device type	Error class — HE (hard error), FE (fatal error) Device under test Unit number (if applicable) Diagnostic test number
3	Error specific	Two-digit subtest number Expected data Actual data Failing address (if non-zero field) Unused (zero filled) Error PC

0	;	F	4 XCD 5555555	0C0 <b>5</b>	00000005		
0	;	he	XCD	жx	T01		
		07	<b>555555</b> 55	55555554	00000800	00000000	00000000

- Failed, XMI node 4, CIXCD (device type 0C05), 5th pass
- Hard error, CIXCD, xx (not used), test 1
- Subtest 7, expected 55555555 (hex), actual 55555554 (hex), failing address 800 (hex), all zeros field, error PC 0

#### Example 3-2 Sample RBD Error Report

#### 3.2.4 Sample RBD Run

- ① >>> Z C
- ?43 Z connection successfully started
- C>> TEST/RBD
- @ RBDC>ST O/TR/HE
- ( ; XCD ST 1.00
- (B); T01 T02 T03
- P
   C
   0C05
   00000001

   B
   HE
   XCD
   xx
   T03
- 9; 23 5555555 55545555 0000064C 00000000 00000000
- RBDC> QUIT

>>>

- O Connect console to XMI nede C
- Z connection message
- Call RBD user interface (can abbreviate to T/R)
- Start RBD 0 (XCDST), set TRACE, HALT ON ERROR flags
- Test header line test name, revision
- Test tracing (test numbers displayed at start of test)
- Fail indicator, node C, CIXCD (device type 0C05), 1st pass
- W Hard error, device is CIXCD, xx (not used), test 03
- Subtest 23, expected 55555555, actual 55545555, failing address 64C, zeros field (not used), error PC 0
- Exit RBD mode


Example 3-3 Sample RBD Run With Fallure (VAX 6000 System)

#### 3-8 CIXCD SELF-TEST (XCDST) AND ROM-BASED DIAGNOSTICS (RBDs)

```
♥ >>>> Z 24
🚱 [ Use ^P to exit Z-MODE ]
TEST/RBD
RBD4>ST O/TR/HE
( ) XCD ST 1.00
; TO1 TO2
                        0C05
                              00000001
  ; HE
                XCD
                                   T03
                          XX
  ; 23
           55555555
                     55545555
                              0000064C 00000000
                                                  00000000
RBDC> QUIT
  >>>
```

- O Connect console to XJA2, XMI 4
- Z connection message
- Call RBD user interface (can abbreviate to T/R)
- 1 Start RBD 0 (XCDST), set TRACE, HALT ON ERROR flags
- Test header line test name, revision
- Test tracing (test numbers displayed at start of test)
- Fail indicator, noce 4, CIXCD (device type 0C05), 1st pass
- Mard error, device is CIXCD, xx (not used), test 03
- © Subtest 23, expected 55555555, actual 55545555, failing address 64C, zeros field (not used), error PC 0
- Exit RBD mode

#### Example 3-4 Sample RBD Run With Failure (VAX 9000 System)



# CIXCD MACRODIAGNOSTICS AND SUPPORT PROGRAMS

### 4.1 INTRODUCTION

This chapter provides an overview of the macrodiagnostics and support programs available for the CIXCD. The chapter includes:

- Brief descriptions of the diagnostics
- Diagnostic set-up procedures
- Sample diagnostic runs
- Event flag descriptions

# 4.2 DIAGNOSTIC PROGRAMS

The CIXCD is supported by five macrodiagnostics and one utility program.

Table 4-1 CIXCD Macrodiagnostics

Name	Lovel	Description
EVGAA	3	CI functional diagnostics, parts 1 and 2.
evgab	include the CIXCD. Diagr	Standard CI bus interface diagnostics upgraded to include the CIXCD. Diagnostics run with memory management on and provide isolation to the failing command.
		Both diagnostics require the CI loopback connectors and use the CIXCD functional microcode. Microcode is assumed to be loaded (from the EEPROM) unless event flag 1 is set (loads microcode from file CIXCD.BIN prior to diagnostic execution).
EVGAC	3	Cluster functional diagnostic
		Verifies local to remote node communication and data integrity. Must be run under VAX/DS on an inactive CI cluster. Functional microcode must be on the same medium as the diagnostic. Assumes successful runs of EVGAA and EVGAB.

Table 4-1 (Cont.)		CIXCD Macrodiagnostics		
Name	Løvel	Description		
EVGEA	3	CIXCD repair level		
		Performs extensive testing of the CIXCD at the functional level and at the logic level. Tests include:		
		Scan chain and deta path to EEPROM and RAM		
		<ul> <li>Data integrity and addressability of EEPROM and RAM</li> </ul>		
		<ul> <li>Verifying ability to invoke XCDST and read results</li> </ul>		
		<ul> <li>Computing checksum of EEPROM code</li> </ul>		
		<ul> <li>Control store read/write capability</li> </ul>		
		<ul> <li>Functional testing of RAM memory</li> </ul>		
		EVGEA also includes three sections of the EEPROM up-ste/verification utility.		
EVGEB	3	CIXCD microcode update utility		
		Contains the code to initialize and update the functional and diagnostic microcode.		
EVXCI	2R	CI cluster exercizer		
		Provides for local CI interface functional testing and tests the ability of VAXcluster nodes to communicate over the CI bus.		

#### 4.3 RUNNING EVGAA AND EVGAB

#### Diagnostic Sotup

1. Connect CI cables to loopback connectors (Figure 4-1):

Connect transmit A to receive A and transmit B to receive B on the C\* bulkhead connector panel using one attenuator pad (P/N 12-19907-01) and two modularity cables (P/N 70-18530-00) for each connection.


- 2. Ensure that the VAX diagnostic supervisor (VAX/DS) and diagnostics are accessible through the default load path (may require changing media in the current load-path device).
- 3 Load and run VAX/DS

Refer to the applicable system installation guide for system specific VAX/DS load and run procedures.

- 4. Attach and select CIXCD:
  - Using the auto-sizer:

DS> RUN EVSBA DS> SHOW DEVICES DS> SELECT PAA.

- Using ATTACH and SELECT commands (Example 4-1)
- 5. Load the diagnostic program
- 6. Set the desired VAX/DS execution control flags (for example: TRACE, HALT) and any desired diagnostic event flags (note that the LOAD command clears event flags)
- 7. Start the diagnostic



Toure 4-1 Diagnostic Loopback Cable Connections

#### 4-8 CIXCD MACRODIAGNOSTICS AND SUPPORT PROGRAMS

DS> ATTACH CIXCD HUB PARO C 3 !C = XMI node number, !3 = CI node number

DS> SELECT PARO

#### a. VAX 6000 Systems

DS> ATTACH XJA HUB XJAO 0 8 !0 = XMI number, !8 = XMI node number DS> ATTACH CIXCD XJAO PARC 2 4 3 !2 = XMI node number, !4 = BR level,

!3 = CI node number

DS> SELECT PAAO, XJAO

#### b. VAX 9000 Systems

Example 4-1 VAX/DS Attach and Select for CIXCD

#### 4.3.1 Sample EVGAA Run

```
DS> LOAD EVGAA
DS> SET HALT, TRACE
DS> SET EVENT 1,2,3
DS> START
```

.. Program: EVGAA - CI Functional Part I. Level 3, revision 5.3, 17 tests at 11:58:12.80.

#### Testing \_PAA0

Event Flag 1 SET - Load CI Microcode Event Flag 2 SET - Print Queue Entries Event Flag 3 SET - REQID Loop Function in Test 1

Testing Device \_PARO

EEprom Revision - xxxx Functional Revision - yyyy

Test 1: Cluster Configuration Contents of the PORT PARAMETER REGISTER is:

PPR: [abcdefgh (X)]: CLUSTER SIZE-XX, IBUF LEN-XXXX(X), MBZ-0(X), DISABLE ARB=0(X), EXTENDED\_HEADER=0(X), SLOT\_COUNT=7, PORT\_NUMBER=U6 (X)

#### Cluster Configuration for Path A

You CANNOT Differentiate between a C1780, C1750, or a CIBCI remotely. (PS - Path Select, TP - Transmit Path, PP - Receive Path)

Node	Device	Hard Soft	Extended Port	Path	P	T	R
Number	Туре	Rev. Rev.	Functionality	Status	5	P	P
					-	-	-
02	HSC50	022B	<u> </u>	Ŭ₩	A	A	A
06	CIXCD	XXXX ZZZZ	x < xxxxxx (X)	€K	A	A	A

#### Cluster Configuration for Path B

You CANNOT Differentiate between a CI780, CI750, or a CIBCI remotely. (PS = Path Select, TP = Transmit Path, RP = Peceive Path)

Node	Device	Hard Soft	Extended Port	Path	P	T	R
Number	Туре	Rev. Rev.	Functionality	Status	5	P	P
					~	-	-
02	HSC50	022B	00000000 (X)	O.K	B	B	B
06	CIXCD	XXXX XXXX	(X) XXXXXXXX	OF	8	8	B

Nodes NOT Listed do not exist on Cluster

#### 4-8 CIXCD MACRODIAGNOSTICS AND SUPPORT PROGRAMS

```
Test 2: SETCRT with Various Masks and M_Values
Test 3: SETCRT for Each Velid Port
Test 4: SETCRT for Invalid Port
Test 5: PEQID Basic
Test 6: REQID With 6 Packets on DGFQ
Test 7: Datagram Discard
Test 8: Response Queue Available Interrupt
Test 9: Send Datagram
Test 10: SNDMSG With No Virtual Circuit Open
Test 11: Send Massage Crossing Page Boundary
Test 12: Massage Length Test
Test 13: Packet Size Violation
Test 14: Send Loopback (SNDLB)
Test 15: SNDLB Full Buffer on Path B
Test 17: SNDLB Automatic Path Selection
.. End of run, 0 errors detected, pass count is 1, time is 31-AUG-1989 11:58:36.40
```

D5>

#### Table 4-2 EVGAA Event Flags

Mag	Punction If Flag Set			
1	Load CI functional microcode (file CIXCD.BIN) prior to testing. (EVGAA assumes microcode to have been loaded from EEPROM unless event flag 1 is set.)			
2	Display port queue entries prior to enabling the port and after execution of port commands.			
3	Force test 1 to loop on only the specified node number and path. User prompted for node and path.			

# 4.3.2 Sample EVGAB Run

```
DS> LOAD EVGAB
DS> SET HALT, TRACE
DS> SET EVENT 1,2
DS> START
.. Program: EVGAB - CI Functional Part II, Level 3, revision 5.3, 12 tests
   at 12:05:24.83
Testing _PAA0
Event Flag 1 SET = Load CI Microcode
Event Flag 2 SET - Print Queue Entries
Testing Device PAA0
EEprom Revision - EXEX Functional Revision - zzzz
Test 1: Send Data with Offset Combinations
Test 2: Request Data with Offset Combinations
Test 3: Invalidate Translation Cache
Test 4: SNDMDAT in Enabled/Maintenance State
Test 5: SNDMDAT in Enabled State
Test 6: REQMDAT in Enabled/Maintenance State
Test 7: REQMDAT in Enabled State
Test 8: Send RESET in Enabled State
Test 1. Queue Protocol
Test 10: Buffer Read Access
```

#### Table 4-3 EVGAB Event Flags

.. End of run, 0 errors detected, time is 31-AUG-1989 12:05:47.34

Test 11: Buffer Write Access Test 12: Write to Global Buffer

DS>

Flag	Function
1	Load CI functional microcode (file CIXCD.BIN) prior to testing. (EVGAB assumes microcode to have been loaded from EEPROM unless event flag 1 is set.)
2	Display port queue entries prior to enabling port and after execution of port commands.

pass count is 1.

# 4.4 RUNNING EVGAC

#### Diagnostic Setup

Follow the same set-up procedures as for EVGAA and EVGAB, except connect the CI cables to the star coupler (refer to the SC008 Star Coupler User's Guide).

# 4.4.1 Sample EYGAC Run

```
DS> LOAD EVGAC
DS> SET HALT, TRACE
DS> SET EVENT 1,2,3
DS> START
.. Program: EVGAC - CI Functional Exerciser, revision 1.0, 8 tests
   at 11:42:21.26.
Testing PAA0
Event Flag 1 Microcode Loading
Event Flag 2 Miscellaneous Status Messages
Event Flag 3 Datrec and Cnfrec
-*- Datchk Config VC Disable Counters -*- PIC PDC MFQE RQA -*-
Program Parameter Register. > [(00000000), 00000000~000000FF (X)]
Use the Pattern File? > [(No), Yes]
Use the Parameter File? > {(No), Yes}
Modify Parameters? > [(No], Yes)
Test 1: Local Configuration
Test 2: Local Adapter Test
Test 3: Datagram Test
Test 4: Virtual Circuits Test
Test 5: Message Tost
Test 6: Multiple Message Test
Test 7: Write/Read Buffer Test
Test 8: Activity Test
****** EVGAC - CI FUNCTIONAL EXERCISER - 1.1 *******
Pass 1, test 8, subtest 0, error 6, 31-AUG-1989 11:46:59.31
Soft error while testing PAAO: Buffered Data Error.
Fort Number:
                00000006
Offset:
                 000C0E00
Expected:
                305A3159
Received:
                AAAAAAA
.. Halt on error at PC 0 4358 ()
DS> cont
.. Continuing from 0000A36b
.. End of run, 0 errors detected, pass count is 1,
   time is 31-AUG-1989 11:47:17.98
DS>
```

Table 4	-4 ev	GAC	<b>Evem</b>	Flags
---------	-------	-----	-------------	-------

Flog	Diagnostic Action If Flag Set		
1	Load CI functional microcode (file CIXCD.BIN) prior to testing. (EVGAC assumes microcode to have been loaded from EEPROM unless event flag 1 is set.)		
2	Display the following:		
	• CI configuration (test 1)		
	<ul> <li>Total number of usable pages in memory</li> </ul>		
	• Changes in virtual circuit state		
	• Port to which traffic is being sent (tests 3:8)		
3	Display confirmation received (CNFREC) and data received (DATRE peckets.		

# 4.4.2 EVGAC Program Parameter Register

EVGAC includes a program parameter register which allows for tracing specific events and for enabling or disabling specific program routines. EVGAC prompts for input into the PPR, with the default being all bits clear. If the VAX/DS OPERATOR flag is cleared, EVGAC will not prompt for input, and will use the PPR with all bits clear. Note that if trace bits are set, interrupt-driven print routines may interfere with other common print routines.

#### 4-12 CIXCD MACRODIAGNOSTICS AND SUPPORT PROGRAMS




Figure 4–2 EVGAC Program Parameter Register

Table 4-5 EVGAC Program Parameter Register Bit Descriptions

Bit(e)	Name	Function
31:08	-	Unused
07	DATCHK	If set, disables data checking routines.
08	CONFIG	If set, disables running the configuration routine at the start of each test except test one (the configuration routine always runs in test one).
05	VC_ DISABLE	If clear, allows the program to re-establish virtual circuits between local and remote nodes when a virtual circuit is dropped.
		If set, inhibits re-establishing virtual circuits for that test pass.
04	COUNTERS	If set, reads and displays counters of the local adapter (specific to test 8).
03	PIC	If set, displays a message when the port initialization complete interrupt occurs.
02	PDC	If set, displays a message when the port disable complete interrupt occurs.
01	mfqe	If set, displays a message when the message free queue empty interrupt occurs.
00	RQA	If set, displays a message when the response queue available interrupt occurs.

# 4.4.3 EVGAC Program Parameters

The user can control EVGAC by modifying program parameters in one of three ways:

- 1. Setting program default values
- 2. Entering values by way of the console
- 3. Specifying a parameter file

Table 4-6 describes the EVGAC parameters and indicates the default value for each parameter.

Table 4-6 EVGAC Program Parameters

Parameter	Default <sup>1</sup>	Function	
minport	CI port number of the CIXCD	Minimum port number to which the diagnostic will send test packets. The limit is the maximum cluster size found in port parameter register (PPR).	
		Range: 0 to PPR	
maxport	CI port number of the CIXCD	Maximum port number to which diagnostic will send test packets. The limit is the maximum cluster size found in the PPR.	
		Range: minport to PPR	
sanity	0	Sanity timer value. Range: 0:99.	
maxcmd	47	Number of commands the program sends to each node per pass of activity test (test 8). Range: 0 to 100.	
dgfq <sup>2</sup>	50	Number of datagram free queue entries. Range: 0:2048.	

<sup>&</sup>lt;sup>1</sup>All default values are in decimal.

<sup>&</sup>lt;sup>2</sup>The creation of a less than acceptable number of datagram free queues will, in effect, inhibit the port from receiving necessary packets from remote ports. Try increasing the number if tests are failing due to nonreceipt of datagram type packets.

Table 4-6 (Cont.) EVGAC Program Parameters

Peremeter	Default <sup>1</sup>	Function
megiq	50	Initial number of message free queue entries. Range: 0:2048.
		This parameter can be considered dynamic; when the EVGAC receives an MFQE interrupt from the CIXCD, it tries to allocate five queue entries to the message free queue. EVGAC aborts if unsuccessful in allocating the buffers.
entrysize	Internal buffer length	Maximum datagram and message queue size. Used by EVGAC if less than internal buffer length in PPR. If greater than the internal buffer length, defaults to value in PPR.
nbuffmin <sup>3</sup>	512	Minimum size of named buffers. Range: 1:819200. Value may be dynamically changed if insufficient host memory is available.
nbuffmax <sup>8</sup>	13739	Maximum size of named buffers. Range: 1-819200. Value may be dynamically changed if insufficient host memory is available.
pm	PPR value	Packet multiple. PM value used if less than or equal to value calculated from PPR. PPR value used if greater then PM value.

<sup>&</sup>lt;sup>1</sup>All default values are in decimal.

<sup>&</sup>lt;sup>3</sup>Any dynamic changes will be displayed on the console.

#### 4.4.4 EVGAC Support Files

EVGAC is supported by two ASCII files which the user can modify to pass parameters and patterns to the diagnostic. These files are created by the user and copied to the load media. Note that if the VAX/DS operator flag is clear, the parameter and pattern files are not used, no prompt is issued, and default values are used.

Table 4-7 EVGAC Support Files

File	Description
PARAMETER.PAR	Program parameters
	Allows for loading parameters from a file instead of using program default values, or requiring the user to input values from the console.
	Each file entry is eight characters long, representing one (hexadecimal) parameter (note that Table 4-6 listed defaults in decimal). Parameters must be placed in exact order (Table 4-8) and are used only if the value does not exceed the maximum value allowed for the parameter. Otherwise, default values are used (Table 4-6).
PATTERN.PTN	Program patterns
	Allows the user to specify text to be used in all message, datagram, and named buffer transfers. Must be created in specific format (Example 4-3).
	File entries are each eight characters long. The file may be any size greater than one 8-character line, up to 1024 bytes.
	File entries are read and stored in a data area. If an end- of-file condition is detected before the data area is full, EVGAC will close the pattern file and fill the rest of the data area with characters previously read. The pattern data area to be filled is 1024 bytes long.
	If the pattern file cannot be accessed, or the file is improperly formated, a message is generated and EVGAC uses a default pattern. The user is then prompted to either enter the parameters or use default values.
	If the parameter file contains an invalid parameter, the user is prompted to either use default values or abort the program.

Table 4-8 PARAMETER.PAR File Structure

Line	Parameter
1	minport
2	maxport
3	senity
4	maxemd
5	dgfq
6	msgfq
7	entrysize
8	nbuffmin
9	nbuffmex
10	pm

J000000 00000010 00000005D 00000064 00000064 000003F8 00000200 00007C1B

Example 4-2 Sample PARAMETER.PAR File

```
11111111
20202020
春3春3春3春3
4$4$4$4$
%5%5%5%5
6^6^6^6^
67676767
8*8*8*8*
(9(9(9(9
0)0)0)0)
2+0+0+0+
ŎĠŨĠŨĠŨĠ
WWWWWWW
Eelelee
TRIRTRIR
TtTTtTt
yYyYyY
บินบินบินบิน
ililili
0000000
pPpPpPpP
11111111
AaAaAaAa
aSaSaSaS
DdDdDdDd
fffffff
GgGgGgG
hHhHhHhH
JjJjJjJj
kKkKkKkK
L1L1L1L1
,:,:,:,:
********
\1\1\1\1
><><><
zZzZzZzZ
XXXXXXXX
aCaCaCaC
VvVvVvVv
BABBBBBB
NnNnNn
MmMmMmM
```

Example 4-3 Sample PATTERN.PTN File

#### **4.5 RUNNING EVGEA**

#### Diagnostic Setup

Follow the same set-up procedures as for EVGAA and EVGAB, except connect the CI cables to the star coupler (refer to the SC008 Star Coupler User's Guide).

#### 4.5.1 Sample EVGEA Run

```
DS> START/PASS:1
.. Program: CIXCD Functional Diag - ZZ-EVGEA, revision 1.0, 10 tests,
   at 14:23:06.45
Testing at PAA0
Test -- 1 Scan Data Path Verification
      Subtest 1: Port Scan Data Register Loophank
      Subtest 2: Port Scan Shift Register
      Subtest 3: PMCS EEPROM Data Path
      Subtest 4: PMCS RAM Data Path
      Subtest 5: Scan Visibility Bus Control Store Address
      Subtest 6: Scan Visibility Bus GPR(0) Data Field Subtest 7: Scan Visibility Bus Top of Stack and Stack
      Subtest 8: Scan Visibility Bus Top of Stack and Stack
      Subtest 3: Scan Visibility Bus Control Store Parity
      Subtest 10: Scan Visibility Bus X Register Parity Error
      Subtest 11: Scan Visibility Bus Y Register Parity Error
      Subtest 12: Scan Visibility Bus Internal Bus Parity
      Subtest 13: Scan Visibility Bus XMOV or MCWI Error
      Subtest 14: Scan Visibility Bus Micro Status Register
.. End of run, O errors detected, pass count is 1
   time is 18-SEP-1989 14:23:17.32
DS>
```

# 4.5.2 Sample EVGEA Error Message

```
***** CIXCD Functional Disg -- ZZ-EVGEA -- 1.0 *****
Pass 1, Test 1, Subtest 2, error 1, 18-SEP-1989 14:36:47.83
Hard error while testing PAAO: CIXCD Port Scan Shift Register Error!
                                                     XOR
Address
                 Expected
                                  Peceived
00000000 (X)
                FFFFFC00 (X)
                               PFFFFB00 (X)
                                                00000100 (X)
***** End of Hard Error number 1
```

Table 4-9 EVGEA Program Sections

Section	Function	
ALL	Runs all tests in the DEFAULT section.	
DEFAULT	Tests CIXCD with functional and self-test microcode loaded in EEPROM.	
	This section contains all of the CIXCD tests. It is run if /SECTION is omitted from the command line, or if /SECTION=ALL or /SECTION=DEFAULT is specified.	
ERRORLOG	Examinee ERRORLOG header information stored in EEPROM.	
EXAM	Examines diagnostic control block and ERRORLOG data entry stored in EEPROM.	
INIT_DCB	Used by manufacturing to initialize the diagnostic control block (DCB) and, optionally, clear the error history buffer.	
	NOTE The error history buffer may contain valuable information for future diagnosis of the CIXCD and should only be cleared if absolutely necessary.	
RVERIFY	Verifies the contents of the primary EEPROM region against the backup EEPROM region. No load media file is used.	
REPLACE	Replaces the contents of the backup EEPROM regions with copy from primary regions. No load media file is used.	
RESTORE	Restores functional and diagnostic microcode in primary EEPROM regions with copy from backup regions. No load media file is used.	
MFG	Tests CIXCD without microcode loaded in EEPROM.	
	NOTE This section destroys the data in the EEPROM. The user must run INIT_DCB or BAR_DCB sections prior to executing the UPDATE section.	
RBD	Enter RBD mode to test CIXCD.	
LOCK	Enables software data protection of microcode in EEPROM.  Data protection supported only on hardware revision "E" or later.	

	one, Ligien oscions
Section	Punction
UNLOCK	Disables software data protection of microcode in EEPROM.  Data protection supported only on hardware revision "E" or later.
UPDATE	Loads EEPROM from a microcode binary file on load media. Microcode is loaded to both primary and backup EEPROM regions.
VERIFY	Verifies the contents of EEPROM against a microcode binary file on load media.

# Table 4\_6 (Carl ) EVGEA Program Sections


#### **EEPROM UPDATE/VERIFICATION UTILITY** 4.6

The EEPROM update and verification utility consists of an update program resident in EVGEB and three sections of EVGEA (RESTORE, INIT\_DCB, and ERRORLOG; see Table 4-9).

EVGEB provides a means for loading or updating the firmware in the EEPROM (see Figure 4-3). A CRC is generated for both the functional and the diagnostic microcode and is stored in the DCB. Microcode is loaded to both the primary regions and the backup regions of the EEPROM. After each region is loaded, it is re-read and verified. For each CIXCD, EVGEB saves the error history stored in the EEPROM, runs the diagnostic self-test, and compares the results to those saved.

To run EVGEB, follow the same procedure as for EVGEA.

#### 4-22 CIXCD MACRODIAGNOSTICS AND SUPPORT PROGRAMS



GBF\_1824\_89.DG

Figure 4-3 EEPROM Memory Map

# 4.7 MAINTENANCE SUPPORT TOOLS

Table 4-10 VAXcluster System Maintenance Tools


Tool	Function
EVXCI	Level 2R multipurpose cluster exerciser
	Provides local CI interface functional testing and a means to determine the ability of VAXcluster nodes to communicate over the CI bus.
ERF <sup>1</sup>	Errorlog report formatter
	Allows the user to create reports with system errors catalogued in various ways.
VAXeim <sup>2</sup>	VAX system intergrity monitor
	Monitors and filters errors as they are logged by the VMS operating system. Provides the user with a means for quickly identifing an option that has either failed or has degraded operationally.
SHOW CLUSTER <sup>2</sup>	Displays a wide variety of VAXcluster information related to system configuration and operation.
set host/hsc4	Allows a terminal on a host system to effectively become an HSC50/70 terminal. The user may then issue any HSC50/70 commands and examine or control the HSC50/70 as if it were a terminal connected directly to one of the HSC50/70 terminal parts.

<sup>&</sup>lt;sup>1</sup>See the VAX/VMS Error Log Utility Reference Manual.

<sup>&</sup>lt;sup>2</sup>See the VAX System Integrity Monitor Maunal.

<sup>\*</sup>See the VAX/VMS Show Cluster Utility Manual.

<sup>48</sup>ee the VAX/VMS DCL Dictionary under SET HOST/HSC.



# 5 CIXCD REGISTERS

# 5.1 INTRODUCTION

This chapter overviews the CIXCD register structure. Included in the chapter are:

- Lists of the CIXCD registers:
  - XMI and CI required
  - Port specific, XMI visible
  - Port specific, microcode visible only
- Register bit maps
- Descriptions of selected registers

The chapter is intended as a quick reference to register information. Refer to the CIXCD User's Guide and the CIXCD Technical Manual for detailed descriptions of all CIXCD registers.


# 5.2 CIXCD REGISTER TYPES

Table 5-1 CIXCD Register Types

Туро	XMI and CI registers which must be present in the node. These registers reside in the XMOV gate array and are always available to the console and to the CIXCD port driver, regardless of the state of the CIXCD microcode. The hardware registers are also available to the CIXCD microprocessor over the port internal bus (IB).		
Hardware			
Software	CIXCD specific registers which are visible over the XMI. The functional microcode must be operating to access these registers. (The XMI logic validates the register's XMI address; microcode performs the register read or write operation.)		
Internal	Microcode support registers which the microcode uses to manage data transfers and to control communications between gate arrays. These registers are accessed over the IB and are available only to the functional microcode and to the self-test diagnostics.		
	The hardware and software registers are also part of the internal register structure. However, the internal representation of these registers is not always the same as the external representation.		

# ADDRESSING XMI VISIBLE REGISTERS

Each XMI node is allocated a 512 Kbyte region in I/O space for node control and status registers. The address of a register in XMI node space is based on the XMI node ID and an assigned offset value.



G8F\_1826\_89.DG

Figure 5-1 XMI Node Space Addressing

Bit(o)	Value	Description
39	1	Identifies the address as being in I/O space
38:29	0	These bits must be zero
28:23	03	XMI nodespace
22:19	n	XMI node ID (determined by the position of the node in the backplane)
18:00	2222	Offset from base address

#### NOTE

The register addressing scheme shown in Figure 5-1 is as viewed from any other XMI node. The addresses may be different for processors which remap the XMI registers into their own physical I/O space to support multiple XMIs.

The CIXCD hardware and software registers each have a unique address on the XMI in the node space allocated to the CIXCD. The CIXCD XMI registers are listed in Table 5-2 with address offsets given in hexadecimal.

Table 5-2 CIXCD XMI Visible Registers

lacmonic	Officet <sup>1</sup>	Name
ardware R	egisters <sup>2</sup>	
DEV	00000	XMI device register
BER	00004	XMI bus error register
FADR	00008	XMI failing address register
COMM	00010	XMI communications register
SCR	00014	Port scan control register
BDR	00018	Port scan data register
MCSR	0001C	Port maintenance control/status register
DCSR	00020	Port diagnostic control/status register
SR	00024	Port status register
FAER	0002C	XMI failing address extension register
oftware Re	gisters	
QBBR	01000	Port queue block base register
esr	01008	Port error status register
FAR	0100C	Port failing address register
PR	01010	Port parameter register
enr	01014	Port serial number register
DR	01018	Port interrupt destination register
IVR	01020	Port interrupt vector register
	01024	Reserved
CQOCR	01028	Port command queue 0 control register
CQ1CR	0102C	Port command queue 1 centrol register
CQ2CR	01030	Port command queue 2 control register

<sup>&</sup>lt;sup>1</sup>Address offset (in hex) from the node's base address

<sup>&</sup>lt;sup>2</sup>The term "XMI" in a hardware register name denotes an XMI architecture register. The term "Port" denotes a CI architecture register.

Table 5-2 (Cont.) CIXCD XMI Visible Registers

Mnomonic	Officet <sup>1</sup>	Name
Software Re	giotero	
PSRCR	01038	Port status release control register
PECR	0103C	Port enable control register
PDCR	01040	Port disable control register
PICR	01044	Port initialize control register
PDFQCR	01048	Port datagram free queue control register
PMFQCR	0104C	Port message free queue control register
PMTCR	01050	Port maintenance/sanity timer control register
PMTECR	01054	Port maintenance/sanity timer expiration control register
PPER	01058	Port parameter extension register

<sup>1</sup>Address offset (in hex) from the node's base address

# 5.4 INTERNAL BUS (IB) REGISTER ADDRESSING

The port processor accesses registers on the port internal bus through the use of the six-bit literal field of the microword. Bits <05:04> of this field indicate the gate array and bits <03:00> indicate the register in the gate array.

#### NOTE

The internal registers are not covered in this document. Refer to the CLXCD Technical Manual for bit maps and descriptions of the internal registers.

Table 5-3 IB Accessible Register Locations

Addresses	G to Array
00—1F	VOMX
20—2F	MCWI (CMEM)
30—3F	MCWI (CIC)
40—60	MCDP

Table 5-4 Internal Registers

Mnemonic	Addr	Register	
EMOV Gete Array			
MVACSR	[00]	Mover A control and status register	
MVABCR	[01]	Mover A byte count register	
MVAADR	[02]	Mover A XMI eddress register	
MVANPR	[03]	Mover A XMI next page register	
MVBCSR	[04]	Mover B control and status register	
MVBBCR	[05]	Mover B byte count register	
MVBADR	[06]	Mover B XMI address register	
MVBNPR	[07]	Mover B XMI next page register	
JUMPENR	[08]	Port jumper register	
PSR	[09]	Port status register	
CMDRAAR	[A0]	Commander XMI address A register	
CMDRABR	[0 <b>B</b> ]	Commander XMI address B register	
CDATILR	[0C]	Commander XMI data 1 low register	
CDAT1HR	[OD]	Commander XMI data 1 high register	
CDAT2LR	(OE)	Commander XMI data 2 low register	
CDAT2HR	[OF]	Commander XMI data 2 high register	
RESPOSR	[10]	Responder control/status register	
PSCR	[11]	Port scan control register	
RESPDTR	[12]	Responder data register	
XDEV	[13]	XMI device register	
XBER	[14]	XMI bus error register	
XFADR	[15]	XMI failing address register LW0	
XFAER	[16]	XMI failing address register LW1	
PDCSR	[17]	Port diagnostic control/status register	
CMDRCSR	[18]	Commander control/status register	

Table 5-4 (Cont.) Internal Registers

Mnemonie	Addi	Register
XMOV Gate A	le: ay	
PSCR	[19]	XMI communications register
PMCSR	[1A]	Port maintenance control/status register
IVIR	[1D]	Interrupt vector and IPL register
INTDMR	(1E)	Interrupt destination mask register
MICE	(1F)	Interrupt control register
MCWI Gate	Arrey	
MVAPBAR	[20]	Mover A packet buffer address register
MVBPBAR	[21]	Mover B packet buffer address register
PRTPBAR	[22]	Port packet buffer address register
MCERSR	[23]	MCWI error status register
ENLKCR	[30]	Enable link control register
DSLKCR	[31]	Disable link control register
LDCIR	[32]	Load configuration information register
XMABOR	[33]	Transmission abort register
STIMR	[34]	Slot time register
ZOHP	[35]	Zone zero head pointer
Z1HP	[36]	Zone one head pointer
ZUTP	[37]	Zone zero tail pointer
Z1TP	[38]	Zone one tail pointer
LDNDADR	[39]	Load true node address register
	[39]	Load complement node address register
XMITA	[3A]	Transmit register A

Teblo	5-4	(Com.)	internal	Registers
-------	-----	--------	----------	-----------

Macaonlo	Addr	Register
MINI date A	distily'	
XMTB	[3B]	Transmit register B
<b>IMTS</b> R	[3C]	Transmit status register
RCVSR	[3D]	Receive status register
MCWIDR	[3F]	MCWI diagnostic register
MCDP Gate	Array	
MCDBR	[40]	MCDP diagnostic bit register
MSTATR	[41]	Micro status register
INTTR	[42]	Interval timer register
CLRICR	[43]	Clear internal conditions register
<b>ER</b>	[44]	Interrupt enable register
RDICR	[60]	Read internal conditions register

### 5.5 REGISTER DESCRIPTION CONVENTIONS

In the register description tables that follow, the access type of the hit(s) being described is denoted by the mnemonic enclosed in parentheses after the bit field name. The mnemonic indicates access to the bit by the port driver (software) and the CIXCD (hardware or microcode). The code for the port driver precedes the ":" character, and the code for the CIXCD follows. For example:

The register bit access codes are as follows:


Code	Indication	
DCLOC	Bit cleared following deassertion of DC LOW	
DCLOS	Bit set folling deassertion of DC LOW	
MINC	Bit cleared when PMCSR MIN bit written with a "1"	
MINS	Bit set when PMCSR MIN bit written with a "1"	
OSL	Operating system must setup register or bit	
R/W	Normal read/write	
R/W1C	Read/write-1-to-clear. User interface cannot set bit.	
RO	Read-only	
ROZ	Read-only as Zero	
SC	Special case, operation defined in detailed description	
STC	Cleared following successful self-test, initiated on deassertion of $D\mathbb{C}$ LOW	
STS	Set following successful self-test, initiated on deassertion of DC LOW	
WO	Write-only	

Bits designated as "zero" or as "0s" in register bit maps are read-only (RO) bits that always return "0". If the ":" character is absent, the code for the driver and the CIXCD are identical.

# 5.6 HARDWARE REGISTERS — XMI ARCHITECTURE

The following registers are XMI architecture registers which must be present in the node. These registers are always available to the console and to the CIXCD port driver, reguardless of the state of the CIXCD microcode.

# 5.6.1 XMI Device Register (XDEV, bb+00000)



GSF\_1796\_66.DG

Bit(e)	Name/Description
31:16	Device revision (RO)
	Identifies hardware and firmware revision of CIXCD. Loaded by port microprocessor at end of a successful seft-test. A zero value indicates an uninitialized node.
31:24	Firmware revision (RO)

Indicates firmware revision of CIXCD.

Firmware Revision		
Major	Minor	Description
000	00000	V0.0
001	00000	V1.0
001	00001	V1.1
• • •		•••

Bit(e) Name/Description

23:16 Hardware revision (RO)

Indicates hardware revision of CIXCD.


Alpha field		Numeric field		
<23/29>	Code	<19:16>	Code	
0000	_	0000	_	
0001	A	0001	1	
0010	В	0010	2	
0011	$\mathbf{c}$	0011	3	
0100	D	0100	<b>ું</b>	
0101	F.	0101	5	
0110	F	0110	6	
0111	H	0111	7	
1000	J	1000	8	
1001	K	1001	9	
1010	L	1010	10	
1011	M	1011	11	
1100	N	1100	12	
1101	P	1101	13	
1110	R	1110	14	
1111	S	1111	15	

A value of zero in either field is invalid. Note that the letters "G", "I", "O", and "Q" are not used.

#### 5-14 CIXCD REGISTERS

Bit(s)	Name/De	secription	
15:00	Device type (RO)		
	Identifies device type and XMI device ID of CIXCD. Loaded by port microprocessor at end of a successful self-test. A zero value indicates an uninitialized node.		
	The DTYPE field is divided into two subfields:		
	Field	Bit Descriptions	
	Class	Indicates category in which node falls:	
		<15>—CPU device <14>—Memory device <13>—Bus window (I/O) <12>—Bus window (memory) <11>—I/O device <10>—XCOMM register present	
	ID	Uniquely identifies particular device within a specified class.	
	The CIXCD device type is 0C05.		

# 5.6.2 XMI Bus Error Register (XBER, bb+00004)



GSF\_1738\_89R.DG

Bit(s)	Name/Description		
Miscolla	Miscollancous Errors		
31	Error summary (RO)		
	Logical "OR" of bits: <27,23:20,18:15,13:12>.		
	When ES is set, an XMI interrupt is generated, using IVIR and INTDMR for IPL, destination mask, and vector if PMCSR MIE is set.		
30	Node reset (R/W:ROZ, DCLOC)		
	Setting NRST initiates a power-up reset, similar in response to the assertion and deassertion of XMI DC LO L (see note below).		
	On a NRST, the CIXCD executes the self-test, asserting XMI BAD until successful completion of the self-test. Other nodes are inhibited from accessing the CIXCD from the time NODE RESET is set until self-test completion (or the maximum self-test time is exceeded). In response to a power-up sequence caused by XMI DC LO L, NRST is reset. Following a NODE RESET sequence, NRST remains set.		
	NOTE While responding to NODE RESET, the CIXCD will not access remote nodes on the XMI. In response to a power-up sequence caused by XMI DC LO L, NRST is reset. Following a NODE RESET sequence, NRST remains set, indicating to the XMI processor that it should not attempt to perform the normal boot process.		
29	Node halt (R/W:ROZ, DCLOC)		
	Setting NHALT forces the CIXCD into a "quiet state", retaining as much state as possible. When NHALT is set, CIXCD commander transactions are disabled; responder transactions complete normally.		
28	Must be zero		
27	Corrected confirmation (R/W1C:RO, DCLOC)		
	Set by CIXCD when it detects a single-bit CNF error (single hit CNF errors are automatically corrected by the XCLOCK chip in the XMI corner). Also sets bit <31>.		
26:24	Must be zero		

Bit(e)	Name/Description	
Respond	ler Errore	
23	Parity error (R/W1C:RO, DCLOC)	
	When set, indicates that CIXCD has detected a parity error on an XMI cycle. The cycle need not have been directed to the CIXCD. Also sets bit <31>.	
22	Write sequence error (R/W1C:RO, DCLOC)	
	When set, indicates that CIXCD aborted a write transaction due to a missing data cycle. Also sets bit <31>.	
21	Read/ident data NOACK (R/W1C:RO, DCLOC)	
	When set, indicates that a READ data cycle transmitted by CIXCD has received a NOACK confirmation. Also sets bit <31>.	
Comma	nder Errors	
20	Write data NOACK (R/W1C:RO, DCLOC)	
	When set, indicates that a WRITE data cycle transmitted by CIXCD has received repeated NOACK confirmations for the duration of the timecut period. Upon receipt of a NOACK confirmation code on a write data cycle, CIXCD will retry entire transaction until it either completes successfully or a TTO (bit <13>) is encountered; in which case WDNAK is also set. Also sets bit <31>.	
19	Must be zero	
18	No read response (R/W1C:RO, DCLOC)	
	When set, indicates that a READ or IDENT transaction initiated by CIXCD failed to receive all of its requested data within the timeout period. Also sets bits <31> and <13>.	
17	Read sequence error (R/W1C:RO, DCLOC)	
	When set, indicates that a READ transaction initiated by CIXCD received its read data out of sequence. The offending command/address is available in XFADR and XFAER. Also sets bit <31>.	
16	Read error response (R/W1C:RO, DCLOC)	
	When set, indicates that CIXCD has received a read error response. The offending command/address is available in XFADR and XFAER. Also sets bit <31>.	

#### Bit(e) Name/Description Commander Errore Command NOACK (R/W1C:RO, DCLOC) 15 When set, indicates that a command cycle transmitted by CIXCD has received repeated NOACK Confirmations for the duration of the timeout period. This can result from a reference to a non-existent memory location or a command cycle parity error. The CIXCD sets this bit when it repeatedly receives a NOACK confirmation for a given command/address which has been retried for the timeout period. Also sets bits <31> and <13>. 14 Must be zero 13 Transaction timeout (R/W1C:RO, DCLOC) When set, indicates that a transaction initiated by CIXCD has not completed within the timeout period. The offending command/address is available in XFADR and XFAER. TTO may be set along with bits <20>, <18>, or <15>. If none of these bits is set, the CIXCD either: Failed to win bus arbitration within the timeout period


 Attempted to execute an IREAD command but XMI lockout remained asserted for the timeout period

Also sets bit <31>.

Node 8	Node Specific Errors		
12	Node specific error summary (RO)		
	Set when a node specific error condition has been detected.		
	NSES is set when any of the error bits <30:21,18:04> is set in the PMCSR. The PMCSR error bit must be cleared to clear NSES.		
	Also sets bit <31>.		
11	Must be zero		
10	Self-test fail (R/W1C:STS, WO)		
	While set, STF indicates that CIXCD has not yet passed self-test.  The port processor must clear STF when the CIXCD passes self-test.		

Bit(s)	Name/Description		
Node Sp	ecific Errors		
09:06	Node ID [3:0] (RO)		
	Represents the CIXCD's position in the XMI backplane and therefore its XMI node ID.		
05:04	Commander ID [1:0] (RO:R/W, DCLOC)		
	Logs the commander ID of a failing transaction.		
	When a CMDR, MOVA, MOVB, or INTR XMI fatal error occurs, the microcode loads the code of the failing commander in this field:		
	0—Port transmit mover (mover A) 1—Port receiver mover (mover B) 2—Microcode CMDR 3—INTR		
03	Enable hexword writes (R/W:R/W, DCLOC)		
	Written by the host during initialization to enable mover B. If cleared, the maximum write data length is octaword.		
02	Disable XMI timeout (R/W:ROZ, DCLOC)		
	Controls reporting of all XMI timeouts by CIXCD. Setting DXTO disables the internal timeout counter, preventing any TTO errors.		
	If the CIXCD has a current outstanding XMI transaction when DXTO transitions from 0 to 1 (TTO counters counting), the given timeout is disabled and the CIXCD will retry the transaction indefinitely.		
	If the CIXCD has a current outstanding XMI transaction when DXTO transitions from 1 to 0 (TTO counters not counting), the given timeouts are continued from where they were prior to DXTO being set.		
01	Enable more protocol (R/W:R/W, DCLOC)		
	When set, enables XMOVs data movers to generate READ MORE and WRITE MORE transactions. MORE is only used on hexword transfers.		
00	Zero		

# 5.6.3 XMI Failing Address Register (XFADR, bb+00008)



GSF\_1739\_89.DG


Bit(e)	Name/Description
31:30	Failing length
	Logs the value of XMI D[31:30] during command cycle of a failed transaction.
29	Failing address [39]
	Logs the value of XMI D[29].
28:00	Failing address [28:00]
	Logs the value of XMI D[28:00].

31	28	27 2	6 2		15 00
		Top and year of the second		,	
Total Control	CMD	0		XMI Address[38:29]	MASK[15:00]

Q8F\_1740\_89.DG

Bit(a)	Name/Description
31:28	XMI failing command [03:00]
	Logs the command code of a failed transaction.
27:26	Zero
25:16	XMI address[38:29]
	Loge the value of XMI_D[57:48].
15:00	MASK [15:00]
	Logs the value of XMI_D[47:32].

# 5.6.5 XMI Communications Register (XCOMM, bb+00010)




G8F\_1741\_89 DG

Bit(e)	Name/Description
31	Busy out (R/W)
	When set, indicates that the CHAROUT field contains a character that has not yet been read by the host CPU. FUSYOUT must be cleared by the host CPU before the CHAROUT field is available for another character.
30:28	Zero
27:24	Node ID out (RO:WO)
	Contains the XMI node ID of the slot in which the EXCD is plugged
23:16	Character out (RO:WO)
	Contains the message being sent from the local XMI node (this node) to the host processor.
15	Busy in (R/W)
	When set, indicates that the CHARIN field contains a character that has not yet been read by the local XMI node (this node). BUSYIN must be cleared by this node before the CHARIN field is available for another character.
14:12	Zero
11:08	Node ID in (WO:RO)
	Contains the XMI node ID of the remote XMI node (host CPU) that put a character in the CHARIN field.
07:00	Character in (WO:RO)
	Contains the console command character or console message being sent from the remote XMI node (host CPU) to the local XMI node (this node).

### 5.7 HARDWARE REGISTERS — CI ARCHITECTURE

The following registers must be present in the node to meet CI Port architecture requirements. These registers are always available to the console and to the CIXCD port driver, regardless of the state of the CIXCD microcode.

# 5.7.1 Port Scan Control Register (PSCR, bb+00014)



G8F\_1742\_89.DG

B1t(e)	Name/Description
31	Shift done (RO:DCLOS, ROZ)
	When set, indicates that scan shift has completed. Cleared by writing PSCR bits [4:0].
30:05	Zero
04	EE power on (WO:R/W, DCLOS)
	When set, activates chip enable to EEPROM. EEPON is set to enable loading and reading of EEPROMs, and cleared to disable EEPROMs when not in use.
	On power-up or node reset, EEPON is set allowing self-test microcode to be copied into RAM. After self-test, the functional microcode is loaded into RAM and EEPON is cleared.
	To load new microcode, the host must set EEPON to enable the EEPROMs before scanning in new data.
03	External microcode load (WO:DCLOC, ROZ)
	When set, enables designated external pins to be used as the scan path.

#### CIXCD REGISTERS 5-25

Bit(o)	Name/Description					
02	Writ	e Eepr	OM (WO:DCLOC, RO	<b>Z</b> )		
	Set to activate write pulse to EEPROM.					
01	Scan control [1:0] (WO:DCLOC, ROZ)					
	Control bits for scan logic:					
	01		Diagnostic Shift Register	Diagnostic Control Register		
	0	0	Hold	Hold		
	0	<b>F</b>	Hold	Load		
	1	0	Shift	Hold		
	1	1	Load	Hold		


# 5.7.2 Port Scan Data Register (PSDR, bb+00018)

91	00
ST CONTRACTOR OF THE STATE OF T	Date

G8F\_1743\_89.DG

Bit(o)	Name/Description
31:00	Scan data (R/W)
	On a scan path read, contains data scanned out of the scan path. On a scan path write, loaded with data to be scanned onto the scan path.
	Port processor cannot access this register.

# 5.7.3 Port Maintenance Control/Status Register (PMCSR, bb+9601C)



G8F\_1744\_80.DG

#### 5-28 CIXCD REGISTERS

Bit(o)	Name/Description		
31	Zero		
MOV P	erity Errors		
30	Mover B byte parity error (R/W1C:R/W, DCLOC)		
	May be set by microcode if repeated mover B aborts occur with indication that there is a mismatch between byte parity stored in the mover's register file and parity generated on quadword to be sent to KMI. Allows microcode option of retrying packet before reporting error to XMI. Also sets XBER <12>.		
29	Mover A byte parity error (R/W1C:R/W, DCLOC)		
	Same as MBBPE except for mover A.		
28	MOVB detected PB_IB parity error on PB read (R/W1C:R/W, DCLOC)		
	May be set by microcode if repeated mover B aborts occur due to parity errors on the PB_OR_IB bus while attempting to read the packet buffer. Allows the microcode option of retrying the packet before reporting the error to XMI. Also sets XBER <12>.		
27	Responder PB_IB parity error on register write (R/W1C:R/W, DCLOC)		
	When set, indicates a parity error on the PB_OR_IB bus on register write to responder. Also sets XBER <12>.		
26	Interrupt PB_IB parity error on register write (R/W1C:R/W, DCLOC)		
	When set, indicates a parity error on the PB_OR_IB bus on register write to interrupt controller. Also sets XBER <12>.		
25	Commander PB_IB parity error on register write (R/W1C:R/W, DCLOC)		
	When set, indicates a parity error on the PB_OR_IB bus on register write to commander. Also sets XBER <12>.		

Bit(e)	Name/Description		
24	MOVB PB_IB parity error on register write (R/W1C:R/W, DCLOC)		
	When set, indicates a parity error on the PB_OR_IB bus on register write to mover B. Also sets XBER <12>.		
23	MOVA PB_IB parity error on register write (R/W1C:R/W, DCLOC)		
	When set, indicates a parity error on the PB_OR_IB bus on register write to mover A. Also sets XBER <12>.		
MCWI P	arity Errors		
22	CWIN transmit path B parity error (R/W1C:R/W, DCLOC)		
	Set if CWIN logic, during transmit function on path B, detects bad parity from transmit data path between MCWI and CI CORNER logic or from conversion of longword packet buffer data to transmit data in MCWI. Also sets XBER <12>.		
21	CWIN transmit path A parity error (R/W1C:R/W, DCLOC)		
	Same as CWXBPE except for path A.		
20:19	Zero		
18	Mover B packet buffer read parity error (R/W1C:R/W, DCLOC)		
	When set, indicates bad parity on mover B packet buffer read data sent from packet buffer RAMs over the MCWI_PB data bus (packet buffer memory bus) to the memory controller.		
17	Mover A packet buffer write parity error (R/W1C:R/W, DCLOC)		
	When set, indicates bad parity on mover A packet buffer write data sent by the XMOV gate arrays over the PB_OR_IB data bus to the memory controller.		
16	XMOV register read parity error (R/W1C:R/W, DCLOC)		
	When set, indicates bad parity on the XMOV register read data received by the memory controller from the XMOV gate array over the PB_OR_IB data bus. The destination of XMOV register read data MCDP gate array.		

Bit(e)	Name/Description		
MCWI Parity Errors			
15	MCDP packet buffer read parity error (R/W1C:R/W, DCLOC)		
	When set, indicates bad parity on the MCDP packet buffer read data received by the memory controller from the packet buffer RAMs over the MCWI_PB data bus (packet buffer memory bus).		
14	PORT_IB receive parity error (R/W1C:R/W, DCLOC)		
	When set, indicates bad parity on data received by the memory controller from the MCDP gate array over the port internal bus.		
MCDP I	Parity Errors		
13	Control store parity error (R/W1C:R/W, DCLOC)		
	Set if the port processor detects a control store parity error. CSPE can only be set if microcode can recover sufficently to write the bit. Bit must be written when error occurs. Also sets XBER <12>.		
12	Internal bus parity error (R/W1C:R/W, DCLOC)		
	Set if the port processor detects an internal bus parity error. Bit can only be set if microcode can recover sufficently to write the bit. Bit must be written when error occurs. Also sets XBER <12>.		
11	X register parity error (R/W1C:R/W, DCLOC)		
	Set if a parity error is detected in the X register of port processor data path. Bit can only be set if microcode can recover sufficently to write the bit. Bit must be written when error occurs. Also sets XBEF <12>.		
10	Y register parity error (R/W1C:R/W, DCLOC)		
	Set if a parity error is detected in the Y register of port processor data path. Bit can only be set if microcode can recover sufficently to write the bit. Bit must be written when error occurs. Also sets XBEF <12>.		

Bit(s)	Name/Description		
MCDP P	Parity Errors		
09	Micro stack overflow (R/W1C:R/W, DCLOC)		
	Set on attempted push to full microstack. Bit can only be set if microcode can recover sufficently to write the bit. Bit must be written when error occurs. Also sets XBER <12>.		
08	Micro stack underflow (R/W1C:R/W, DCLOC)		
	Set on attempted pop from empty microstack. Bit can only be set if microcode can recover sufficently to write bit. Bit must be written when error occurs. Also sets XBER <12>.		
Port En	rora		
07	Port write error response (R/W1C:R/W, DCLOC)		
	Set if microcode set INTCTR_SWEI (send write error interrupt).		
	Microcode may set INTCTR_SWEI to force an IVINTR type interrupt if a register write is attempted to a non-existant register in CIXCD nodespace. The WEI causes a machine check; no additional interrupt is generated.		
06	Port read error response (R/W1C:R/W, DCLOC)		
	Set if microcode set RESPCSR_SNDRER (send read error response).		

Microcode may set RESPCSR\_SNDRER if a register read is attempted from a non-existent register in CIXCD nodespace. The

RER causes a machine check; no interrupt is generated.

Bit(o)	Name/Description		
Port Em	rors .		
05	CP error status (R/W1C:RO, DCLOC)		
	Set if CP_ERROR_STATUS signal asserted for more than 32 cycles.		
	CP_ERROR_STATUS is set when any error bit in MCDP the internal conditions register (IB register address 60) is set.		
	Microcode traps and executes a port shutdown routine if any MCDP internal conditions error bit is set. The shutdown routine clears CP_ERROR_STATUS if the failure was intermittent. If CPERR is set, all other MCDP error bits in PMCSR are invalid (bits <13:08>), and CPERR is the only indication that the port processor has had an unrecoverable failure. Scan data may provide additional data.		
	Also sets XBER <12>.		
04	CPU no response error (R/W1C:RO, DCLOC)		
	Set if the port processor fails to respond to a responder interrupt within 512 cycles. The port processor is assumed to have failed. Also sets XBER <12>.		
03	Zero		
Control	Bits		
02	Maintenance interrupt enable (R/W:RO, DCLOC)		
	When set, enables XMI interrupts.		
01	Maintenance/sanity timer disable (R/W:RO, DCLOC)		
	If set, the maintenance/senity timer is set to its initial value and suspended. If clear, the timer functions normally.		
00	Maintenance INIT (WO:RO, DCLOC)		
	When set, clears all hardware state, including errors, and puts the port in the uninitialized state. Does not cause microcode to be copied from EEPROM to RAM or self-tests to be executed.		


# 5.7.4 Port Diagnostic Control/Status Register (PDCSR, bb+00020)

31	08 07	00
Zero	PDFLT	

G8F\_1745\_89.DG

Bit(e)	Name/Description		
31:08	Zero		
07:00	Port diagnostic failing test number (RO)		
	Loaded with the self-test test number about to be executed. Makes the test number available to the host on XMI in case of self-test failure.		

## 5.7.5 Port Status Register (PSR, bb+00024)



GSF\_1746\_89.DG

Bit(e)	Name/Description		
31	No response error		
	When set, indicates that one or more of the error bits <10,07:01> in the PSR are set. An interrupt is posted using status interrupt vector if PMCSR <02> is set.		
30:11	Zero		
10	Uninitialized (MINS)		
	When set, forces the port into an uninitialized state. Port will not respond to CI traffic. Uninitialized state is exited by writing PICR or by a boot timeout. Bit is cleared on entering disabled state.		
	Also sets bit <31>.		

Bit(s)	Name/Description
08	Maintenance interrupt flag
	Set by microcode to indicate that an interrupt causing condition has occurred in the port. Allows a diagnostic program to operate the port with interrupts disabled. MIF indicates to the program that PSR is valid. Bit is cleared by write to PSRCR.
08	Zero
07	Miscellaneous error detected
	Set by microcode to indicate that port microcode has detected a miscellaneous error and has entered the disabled state. Actual error code is in PESR. Bit is reset on entering enabled state.
	Also sets bit <31>.
06	Maintenance/sanity timer expiration
	Set by microcode to indicate that the maintenance/sanity timer or boot timer has expired and the port has entered the uninitialized state with loss of processing state. Bit is cleared by microcode initialization.
	Also sets bit <31>.
05	Memory system error
	Set by microcode to indicate that the port has detected an XMI bus error (uncorrectable data or non-existant memory error) in referencing host memory. The port is in the disabled state. See PFAF for more information. Bit is cleared on entering enabled state.
	Also sets bit <31>.
04	Data structure error
	Set by microcode to indicate that the port encountered an error in a port data structure (for example, queue entry, PQB, BDT, page table, values out of range, or MBZ bits that are not zero). Port is placed in disabled state. More information about the error is contained in PESR and PFAR. Bit cleared on entering enabled state.
	Also sets bit <31>.

Bit(a)	Name/Description
03	Port initialization complete
	Set by microcode to indicate that the port has completed internal initialization. The port is in disabled state. Local stare, virtual circuit descriptor table, and the port's internal data structures are initialized. Bit cleared on entering enabled state.
	Also sets bit <31>.
02	Port disable complete
	Set by microcode to indicate that the port entered disabled state from enabled state. Processing of command queues disabled and port will not respond to incoming CI transmissions. Bit cleared on exiting disabled state.
	Also sets bit <31>.
01	Message free queue empty
	Set by microcode to indicate that the port attempted to remove an entry from the message free queue and found the queue empty. Port processing of commands continues so that the message free queue may not be empty by the time interrupt service routine gains control. Bit cleared by write to PSRCR.
	Also sets bit <31>.
00	Response queue available
	Set by microcode to indicate that the port has inserted an entry on the response queue and the queue was previously empty. Bit cleared by write to PSRCR.

#### 5.8 SOFTWARE REGISTERS

The following registers are CIXCD specific registers which are visible on the XMI. Access to these registers requires the CIXCD microcode to be operating. Any attempted access to a software register (or to local store address space) when the port is transitioning from the uninitialized whate the disabled state may result in an XMOV responder timeout and XMI error interrupt. The port driver will ignore this error, clear PMCSR CPDED, and delay XMI read access until the port has completed the transition (indicated by an interrupt and the setting of PSR\_PIC in the port status register).

#### NOTE

This document only includes bit maps, bit names, and bit mnemonics for the software registers. Refer to the CIXCD Technical Manual for detailed descriptions of these registers.

#### 5.8.1 Port Queue Block Base Register (PQBBR, bb+01000)

3:	33
0	Port Queue Block Base Address [39:09]

G8F\_1747\_89.DG

Bit(e)	Name
31	Zero
30:00	Port queue block base address


# 5.8.2 Port Error Status Register (PESR, bb+01008)

	15 00
Misc Error Code	DSE Error Code

G8F\_1746\_89.DG

Bit(e)	Name
31:16	Miscellaneous error code (RO)
15:00	Data structure error code (RO)


## 5.8.3 Port Failing Address Register (PFAR, bb+0100C)



38F\_1749\_89.DG

Bit(e)	Name
31.30	Failing address (RO)

## 5.8.4 Port Parameter Register (PPR, bb+01010)



GSF\_1750\_69.DG

Bit(s)	Name
31:29	Cluster size <2:0> (P.O)

Indicates the maximum number of CI nodes supported by port:

CSZ			Cluster Size	Range	
2	1	0	(decimal)	(decimal)	
0	0	0	16	0-15	
0	0	1	32	0-31	
0	1	0	64	0-63	
0	1	1	128	0-127	
1	0	0	224	0-223	
1	0	1	Reserved		
1	1	0	Reserved		
1	1	1	Reserved		

28:16	Packet buffer length (RO)	
15	Port parameter extension (RO)	
14	Zero	
13	Extend ACK timeout (RO)	

## 5-40 CIXCD REGISTERS

Bit(e)	Ne	20			
12	Die	able a	rbitrat	tion (RO)	
11	Ent	end h	eader (	(RO)	
10:08	Alta	Alter delta time <2:0> (RO)			
	Indicates the specific quiet slot count the LINK hardware generates:				
	AL	TD	· · · · · · · · · · · · · · · · · · ·		
		1	0	Quiet Slot Count (decimal)	
	0	0	0	7	
	0	0	1	10	
	0	1	0	Reserved	
	0	1	1	Reserved	
	1	0	0	Reserved	
	1	0	1	Reserved	
		1	0	Reserved	
	1				


# 5.8.5 Port Serial Number Ragister (PSNR, bb+01014)

31 28	27 00	
PMFGP	PMFGN	

G8F\_1751\_89.DG

Bit(e)	Name
31:28	Port manufacturing plant
27:00	Port manufacturing number

# 5.8.6 Port Interrupt Destination Register (PIDR, bb+01018)



G8F\_1752\_89.DG

Bit(s)	Name	
31:16	Zего	•
15:00	Interrupt destination	

## 5.8.7 Port Interrupt Vector Register (PIVR, bb+01020)

			01 00
Zero	PIPL	PIVEC	0

Q8F\_1753\_89.DG

Bit(a)	Name
31:20	Zaro
19:16	Port interrupt priority level
15:02	Port interrupt vector
01:00	Zero

#### 5.8.8 PCQ0CR to PMTECR (bb+01028 to bb+01054)

The registers listed in Table 5-5 are all write-only registers. When any of these registers is addressed for write access, the write transaction itself causes the operation to be performed; the write data are ignored. Reading any of these registers returns undefined data.

Refer to the CIXCD Technical Manual for descriptions of these registers.

Table 5-5 PCQ0CR (bb+01028) to PMTECR (bb+01054)

Mnom.	Officet	Name/Function When Written
PCQOCR	01028	Port command queue 0 control register Initiate processing of entry in command queue 0.
PCQ1CR	0102C	Port command queue 1 control register  Initiate processing of entry in command queue 1.
PCQ2CR	01030	Port command queue 2 control register Initiate processing of entry in command queue 2.
PCQ3CR	01034	Port command queue 3 control register Initiate processing of entry in command queue 3.
PSRCR	01038	Port status release control register Release lock on PSR (bb+00024) after interrupt service.
PECR	0103C	Port enable control register Place port in enabled state.
PDCR	01040	Port disable control register Place port in disabled state and generate interrupt request with PDC bit of PSR.
PICR	01044	Port initialize control register Initialize port and enter disabled state. Generate interrupt with PIC bit of PSR. If PICR written with port in enabled state, port will enter disabled state with loss of processing state.
PDFQCR	01048	Port datagram free queue control register Written whenever datagram free queue is empty at the time of a datagram free queue insertion.
PMFQCR	0104C	Port message free queue control register Written whenever message free queue is empty at the time of message free queue insertion.
PMTCR	01050	Port maintenance/sanity timer control register Forces a maintenance/sanity timer expiration interrupt. PMTECR has no effect unless port is in enabled or disabled states, and only when the maintenance/sanity timer is enabled.
PMTEC	01054	Port maintenance/sanity timer expiration control register Reset boot and maintenance/sanity timers to their initial values. Allows port driver to control expiration times of timers.

### 5-44 CIXCD REGISTERS

# 5.8.9 Port Parameter Extension Register (PPER, bb+01058)

31 18		
Reserved	SUB_NO[7:0]	RASB[7:0]

G8F\_1786\_89.DG

Bit(e)	Name
31:16	Reserved for future use
15:08	Subnode number [7:0]
07:00	Requested adapter state block length [7:0]



X

Document Title:

DEC LANcontroller 40C (DEMNA) HANDBOOK

Order Number:

EK-DEMNA-HB-001

This handbook is part of the XMI Adapters Handbook Documentation Set (EK-XMIAD-HB). The handbook can be ordered separately or as part of the set.

The XMI Adapters Handbook Documentation Set is a dynamic document which will be periodically updated as new XMI adapters are announced. The first release of the set includes the following handbooks:

Order Number	'litle
ek-xmiov-hb	XMI Bus Overview Handbook
ek-cixcd-hb	CIXCD Handbook
EK-DEMNA-HB	DEC LANcontroller 400 (DEMNA) Handbook
EK-DWMBA-HB	DWMBA Handbook

This handbook and the document set are for VAX system trained Digital customer service personnel who are familiar with the XMI bus architecture.

# DEC Lancontroller 400 (DEIMNA)

Order Number EX-DEMNA-HR-001

This document is part of the XMI Adapters Handbook Documentation Set (EK-XMIAD-HB). The document can be ordered separately or as part of the set. The DEC LANcontroller 400 (DEMNA) Handbook and the XMI Adapters Handbook Documentation Set are for VAK system trained Digital customer service personnel who are familiar with the XMI bus erchitecture.

Revision/Update information: Revision 1.0



### Jenuary, 1961

The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors that may appear in this document.

The software described in this document is furnished under a license and may be used or copied only in accordance with the terms of such license.

No responsibility is assumed for the use or reliability of software on equipment that is not supplied by Digital Equipment Corporation or its affiliated companies.

Restricted Rights: Use, duplication, or disclosure by the U. S. Government is subject to restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013.

Copyright © Digital Equipment Corporation 1991

All Rights Reserved. Printed in U.S.A.

The following are trademarks of Digital Equipment Corporation:

DEC UNIBUS VAX 9000
DECUS VAX VAXBI
PDP VAX 6000 XMI



This document was prepared and published by Educational Services Development and Publishing, Digital Equipment Corporation.

### Contents

Abo	About This Manual		
	DEMNA OVERVIEW		
1.1	INTRODUCTION	1-1	
1.2	PORT OVERVIEW	1-1	
1.3	FUNCTIONAL OVERVIEW	1-3	
121	Microprocessor Subsystem	1-3	
1.3.2	Memory Subsystem	1-5	
1.3.3	XMI Interface Subsystem	1-6	
1.3.4	•	1-6	
1.4	PHYSICAL DESCRIPTION	1-7	
1.5	ENVIRONMENTAL SPECIFICATIONS	1-8	
1.6	REFERENCE DOCUMENTS	18	
2	DEMNA CONFIGURATIONS		
2.1	INTRODUCTION	2-1	
2.2	DEMNA OPTION PACKAGE AND CABINET KITS	2-1	
2.3	T2020 MODULE PLACEMENT	2-3	
2.4	INTERNAL ETHERNET CABLE	2-3	
2.5	INTERNAL CABLE FOR PHYSICAL CONSOLE	2-3	

3	DEMNA POWER-UP SELF-TESTS AND ROM-BASED	
	DIAGNOSTICS (RBDs)	<b>^</b> =
3.1	POWER-UP SELF-TESTS	3-1
3.2	ROM-BASED DIAGNOSTICS (RBDs)	3-3
3.2.1		3-5
3.2.2		3–12
3.2.3		3-13
3.2.4		
3.2.5		3–14
S.2.€	isolating Faults With the RBDs	3–17
4	DEMNA MACRODIAGNOSTICS AND SUPPORT PROGRAMS	
4.1	INTRODUCTION	4-1
4.2	DIAGNOSTICS AND SUPPORT PROGRAMS	4-1
4.3	RUNNING EVDWC AND EVDYE	4-1
4.4	EVGDB	4-2 4-3
4.4.		4-6
4.4.2		4-8
	the state of the s	4-9
4.5	DIAGNOSTIC PATCH MECHANISM	4-9
5	DEMNA Console Monitor Program	
5.1	OVERVIEW	5-1
5.2	CONNECTING TO THE CONSOLE MONITOR PROGRAM.	5-2
5.2.	1 Using the Physical Console	5-2
5.2.		5-2
5.2.	3 Using the Console Connection Program	5-4
5.3	INVOKING AND EXITING THE CONSOLE	5-5
5.4	CONSOLE COMMANDS	56
5.5	CONSOLE CONTROL KEYS	5-10
5.6	DEMNA STATUS SCREENS	5-11
5.7	DEMNA NETWORK SCREEN	
		-

6	DEMNA Adapter Registers	
6.1	INTRODUCTION	6-1
6.2	REGISTER TYPES	6-2
6.3	REGISTER BIT DESCRIPTION CONVENTIONS	6-4
6.4	XMI ARCHITECTURE REGISTERS	6-4
6.4.1	XMI Device Register (XDEV, bb+0000)	6-5
6.4.2	XMI Bus Error Register (XBER, bb+0004)	6-7
6.4.3	XMI Failing Address Register (XFADR, bb+0008)	6-10
6.4.4	XMI Communication Register (XCOMM, bb+00010)	6-11
6.4.5	XMI Failing Address Extension Register (XFAER,	
	bb+002C)	6-14
6.5	PORT SPECIFIC, XMI VISIBLE REGISTERS	6-15
6.5.1	Port Data Registers (XPD1, bb+00100; XPD2, bb+00104)	6-16
6.5.2	Port Status Register (XPST, bb+00108)	6-19
6.5.3	Power-Up Diagnostic Register (XPUD, bb+010C)	6-22
6.5.4	Port Control Initialization Register (XPCI, bb+00110)	6-25
6.5.5	Port Control Poll Register (XPCP, bb+00114)	6-26
6.5.6		6-26
6.6	NODE-PRIVATE REGISTERS	6-26
6.6.1	Gate Array Control and Status Register (GACSR)	6-27
6.6.2	Gate Array Host Interrupt Register (GAHIR)	6-32
6.6.3	Gate Array IDENT Vector Register (GAIVR)	6-32
6.6.4	Gate Array Timer Register (GATMR)	6-32
6.6.5	Datamove Port Address Registers (DMPORn)	6-33
6.6.6	Datamove Control and Status Registers (DMCSRn)	6-33
6.6.7	Datamove XMI Address Register (DMXMIn)	6-33
6.6.8	B Datamove Next Page Address Register	6-33
6.6.9	Peek XMI Low Address Register (PKXMILn)	6-34
<b>6.6</b> .1	10 Peck XMI High Address Register (PKXMIHn)	6-34
<b>6.6</b> .3		
	PKDATBn)	6-34

7	DEMNA Sequencing Flows	
7.1	POWER-UP/RESET SEQUENCE	7-1
7.2	NODE HALT/RESTART SEQUENCE	7-1
7.3	PORT SHUTDOWN	7–2
8	DEMNA Error Handling	
8.1	Introduction	8-1
8.2	Error Types	8-1
8.3	Error Blocks	8-3
8.4	ERROR LOGGING	8-7
8.4.		8-8
8.4.		8-11
8.5	ERROR RESPONSE	8-16
8.6	Restarting the Port from a Fatal Error	8–22
En	amples	
3-1	· · · · · · · · · · · · · · · · · · ·	3-3
3-2	•	3-14
3-3	•	
Fie	iures	
1-1		1–2
1-2	•	1-4
2-1	*	2-4
2-2		2-6
2_3		_
2-4		2-8
2-6	, a	2-9
2-6		2-10
2-7	· · · · · · · · · · · · · · · · · · ·	2-11
3_1	·	3-2
3-2		3-18
5-1		5-11
5-2		5-25
7-1		

7-2	DEMNA Node Halt/Restart	7–5
7-3	DEMNA Shutdown	7-6
8-1	Fatal Error Block Formats	8-4
8-2	Nonfatal Error Block Formats	8-5
8-3	EEPROM History Data Area	8-7
8-4	History Entry Header	8-9
8-5	EEPROM Flags	8-10
8-6	History Entry Format For Diagnostic Errors	8-12
8-7	History Entry Format for All Other Errors	8-14
Tabl	<b>©3</b>	
2-1	DEMNA-M Option Package Contents	2-1
2-2	Cabinet Kits	2–2
2–3	T2020 Module Placement in XMI Cardcage	2-3
2-4	Internal Ethernet Cable Connectors	2-5
2-5	Internal Ethernet Cable, P1 Connector Signals	2-6
2-6	Internal Ethernet Cable, P2 Connector Signals	2-8
2-7	Internal Cable for Physical Console, Connectors	2-9
2-8	Internal Cable for Physical Console, P1 Connector Signals	2-10
2-9	Internal Cable for Physical Console, P2 Connector Signals	2–11
3-1	DEMNA Self-test Indications After Power-up or XMI Reset .	3-1
3-2	DEMNA RBDs	3-4
3-3	DEMNA Self-Test (RBD 0)	3-6
3-4	DEMNA RBD Commands	3-6
3-5	DEMNA RBD START Command Qualifiers	3_6
3-6	DEMNA RBD START Command Parameters	3-10
3-7	DEMNA RBD Deposit/Examine Command Qualifiers	3-11
3-8	DEMNA RBD Deposit/Examine Commnad Special	
	Addressing Characters	3-11
3-9	DEMNA RBD Control Keys	3-12
3-10		3–14
4-1	DEMNA Macrodiagnostics and Support Programs	4_]
4-2	EVGDB Distribution Media	4
4-3	EVGDB Sections	4_4
4	EVGDB Event Flags	4
4-5	DEMNA EEPROM User-Modifiable Flags and Parameters	4-1

### viii Contents

5-1	DEMNA Console Commands	56
5-2	DEMNA Console SHOW Command Parameters	5-8
5-3	DEMNA Console Control Keys	5-10
5-4	DEMNA Status and Status/Interval Screens—Parameter Definitions	5-12
55	DEMNA Status/Error Screen—Parameter Definitions	5-19
5–6	DEMNA Network Screen—Parameter Definitions	5-25
6-1	DEMNA XMI Visible Registers	62
6–2	DEMNA Node-Private Registers	6-3
8-1	EEPROM History Data Entries	88
8–2	History Entry Header Fields	8-9
8-3	EEPROM Flags	8-10
8-4	History Entry Fields for Diagnostic Errors	8-12
8-5	History Entry Fields for All Other Errors	8-15
8-6	Error Response Keys	8-17
8-7	Response To Ethernet Errors	8-18
8-8	Response To Internal Errors that Affect the LANCE	8-19
8-9	Response to Hardware Errors that Affect the CVAX	8-20
8-10	Response to XMI Related Errors	8-21

### **About This Manual**

### Intended Audience

This handbook is part of a series of handbooks which comprise the XMI Adapters Handbook Documentation Set (EK-XMIAD-HB). This handbook and the handbook set are for VAX system trained Digital customer service personnel who service XMI-based systems and subsystems. Users of the handbook set should be familiar with the XMI bus architecture (either through the XMI Bus Concepts course or through practical experience) and have a minimum of level 1 hardware maintenance training on one or more VAX systems (for example, VAX 6000 or VAX 9000 systems).

### **Document Scope and Structure**

Several I/O adapters have been developed to interface the XMI bus to devices which employ different bus structures and protocols. These adapters are available as stand-alone options and may be installed on a variety of systems or subsystems.

The XMI Adapters Handbook Documentation Set provides a single, quick reference source to the type of information most frequently required to service XMI adapters. This handbook contains information specific to the DEMNA option.

This handbook is divided into eight chapters:

Chapter 1 outlines the DEMNA's physical, functional, and operational characteristics.

Chapter 2 lists the components of the DEMNA option package and cabinet kits and overviews the configuration rules for installing the option.

Chapter 3 describes the DEMNA power-up self-tests and ROM-based diagnostics.

Chapter 4 describes the DEMNA's macro-level diagnatics and support programs.

Chapter 5 overviews the DEMNA's console monitor program.

Chapter 6 describes the XMI required and DEMNA specific registers.

Chapter 7 shows selected DEMNA sequencing flows.

Chapter 8 overviews the DEMNA's error reporting and error handling mechanisms.

### Conventions

addresses All addresses are given in hexadecimal (hex).

bits All bit numbers are given in decimal with the bit(s) enclosed in

angle brackets: for example <31>.

Multiple individual bits or bit fields are separated by commas with bit fields indicated by two numbers separated by a colon. For example <31:24,20,18,14:10> indicates bits 31 through 24 (inclusive), bit 20, bit 18, and bits 14 through 10 (inclusive).

CTRUE Specifies to press and hold the Ctrl key while pressing the


key; for example, CTRUC

[item] . . . Indicates the item is optional. The horizontal ellipsis indicates

that additional optional items can be entered.

. Vertical ellipsis in examples, tables, or figures, indicate that not

all information is shown.



### 1 DEMNA OVERVIEW

### 1.1 INTRODUCTION

The DEMNA is a high-performance I/O controller which provides a communications path between a host processor on the XMI and other nodes in an Ethernet/802 local area network. The DEMNA is compatible with both Ethernet and IEEE 802 specifications<sup>1</sup>.

Multiple DEMNAs can be installed on the XMI, allowing a single XMI to communicate with multiple Ethernet/802 networks. The DEMNA connects to a network through a standard 15-pin Sub-D connector.

Figure 1-1 shows the DEMNA in an XMI system.


### 1.2 PORT OVERVIEW

The DEMNA supports one Ethernet/IEEE 802 port which provides the physical link layer and portions of the data link communication layer of the Ethernet and the 802 protocols.

The DEMNA has its own onboard CVAX processor which allows the DEMNA to control most operations independent of the host processor. Details of Ethernet transactions and XMI bus data transfer transactions are transparent to the host processor.

The DEMNA's onboard firmware is stored in an EEPROM which allows the firmware to be updated without the need for hardware modification. The EEPROM also stores various DEMNA operating parameters which can be modified in the field.

<sup>&</sup>lt;sup>1</sup> IEEE 802 refers to the CSMA/CD local area network defined in the IEEE 802.2 and 802.3 specifications (physical and data link layers).



G8F 1956\_89.DG

Figure 1-1 DEMNA Option in an XM! System

The DEMNA firmware includes a console monitor program which allows users at virtually any terminal on the network to monitor DEMNA operation and network traffic. The console monitor program can be accessed over the network or from a terminal attached directly to the DEMNA (the physical console).

The DEMNA has its own onboard diagnostics. On power-up or reset, the DEMNA executes self-tests and indicates the pass/fail status through LEDs on the module and through an onboard power-up diagnostic (XPUD) register. The self-tests and the onboard diagnostics can be invoked from the system console or from the DEMNA physical console.

The DEMNA may participate in network boot operations and can be specified as the boot device by its host system or enabled to involuntarily boot its host system on receiving a valid boot message over the network.

### 1.3 FUNCTIONAL OVERVIEW

The DEMNA logic is partitioned into four major subsystems as shown in Figure 1-2.

### 1.3.1 Microprocessor Subsystem

### **Functions:**

- Stores and executes the DEMNA functional microcode, the diagnostic microcode, and the console monitor program
- Stores and supplies the module's default (MAC) Ethernet address

### Components:

CVAX

32-bit processor dedicated to executing the DEMNA firmware (cannot be used directly by host application programs or by a user at the system console).

System Support Chip (SSC)

Provides control logic (for example: timers, internal registers, and address decoding) for the microprocessor and a UART for connection to the DEMNA physical console.

EEPROM and CVAX RAM (SRAM)

The EEPROM stores the DEMNA's functional microcode and history data of DEMNA failures and errors. The functional microcode is loaded into the SRAM during the DEMNA's power-up and node reset sequences and is then executed from the SRAM.

MAC Address (ENET) PROM

Stores the Medium Access Control (MAC) address, which is the DEMNA's default physical (Ethernet) address (DPA). Also stores a PROM test pattern.

The port driver, on request from an application which starts up a protocol (such as DECnet), may assign one or more alternative addresses to the DEMNA. This type of address is called an actual physical address (APA).




Figure 1-2 DEMNA Logic Subsystems

### EPROM

Contains a copy of the DEMNA's operational firmware (less the console monitor program), diagnostic firmware, self-test code, and the DEMNA's boot code. The boot code is executed at the start of the power-up and node reset sequences to perform a minimal amount of module initialization. The self-test code, which is called by the boot code, tests the module components and loads the operational firmware from the EEPROM into the SRAM. Control is then transfered to the operational firmware in the SRAM on completion of the self-test.

If the SRAM fails self-test, control is passed to EPROM diagnostic firmware to provide a means for running the ROM-based diagnostics. If the SRAM passes, but the EEPROM contents are invalid, the EPROM copy of the firmware is loaded into the SRAM.

Diagnostic Register

Controls certain low-level diagnostic operations, such as disabling CVAX RAM parity

### 1.3.2 Memory Subsystem

### Functions

- Buffers packets to and from the Ethernet interface
- Buffers transfers to and from the XMI hus
- Stores shared data structures that allow communications between the CVAX and the LANCE

### Components

SRAM

256 Kbytes, parity-protected memory. Buffers Ethernet and XMI transfers and stores data structures shared by the CVAX and LANCE.

Bus control logic

Controls read/write timing and read/write signals.

DMA logic

Controls access to the SRAM.

XNA timeout logic

Detects when a DMA grant has been outstanding longer than the timeout period.

### 1.3.3 XMI Interface Subsystem

### **Functions**

- Provides an interface between the DEMNA's shared memory and the XMI bus.
- Transfers Ethernet read and write data between DEMNA shared memory and host memory
- Performs control operations for the DEMNA CVAX (high-priority quadword XMI reads and writes to memory and longword XMI I/O reads and writes)
- Implements the DEMNA port registers, XMI required registers, and the XMI interrupt logic

### Components

Gate array

Implements most of the XMI interface logic.

XMI timeout logic

Detects timeouts for XMI operations.

### 1.3.4 Ethernet Interface Subsystem

### Functions

- Provides an interface between the memory subsystem and the Ethernet wire.
- Performs reads from and writes to shared memory.

### Components

Local Area Network Controller for Ethernet (LANCE) chip

Implements the microprocessor interface, performs DMA to and from DEMNA shared memory, implements the CSMA/CD network access algorithm, performs packet handling on transmits and receives, and reports errors.

Serial Interfact Adapter (SIA) chip

Performs Manchester encoding (transmit) and decoding (receive) and TTL (LANCE) to differential (Ethernet wire) signal conversion.

Rua interface

Generates byte parity on transfers to, and checks byte parity on transfers from, DEMNA shared memory.

### PHYSICAL DESCRIPTION 1\_4

The DEMNA option consists of a T2020 module, an internal Ethernet cable, an external Ethernet cable, and an optional internal cable for a physical console if a physical console is used.

The T2020 module is a standard XMI module which plugs into the XMI backplane.

The internal Ethernet cable connects the T2020 module to a bulkhead connector for the Ethernet transceiver cable. It also provides power to the H4000 transceiver.

The external Ethernet cable connects the Ethernet transceiver bulkhead connector to the Ethernet transceiver.

The optional internal physical console cable connects the T2020 module to a bulkhead connector for a terminal cable.


The optional physical console allows the user to perform maintenance and monitoring operations (for example, running ROM-based diagnostics and examining error history logs) without requiring a host connection or a working Ethernet.

### 1.5 ENVIRONMENTAL SPECIFICATIONS

Parameter	Range
Temperature	
Operating	5°C to 50°C (41°F to 122°F)
Storage	-40°C to 66°C (-40°F to 151°F)
Humidity	
Operating	10% to 95% with maximum wet bulb of 32°C (89.6°F) and minimum daw point of 2°C (36°F) noncondensing
Storage	To 95% noncondensing
Altitude	
Operating	To 2.4 km (8,000 ft)
Storage	To 9.1 km (30,000 ft)

### 1.6 REFERENCE DOCUMENTS

Order Number	Title
EK-DEMNA-TM	DEC LANcontroller 400 Technical Manual
EK-DEMNA-IN	DEC LANcontroller 400 Installation Guide
EK-DEMNA-UG	DEC LANcontroller 400 Console User's Guide
EK-D VNA-PG	DEC LANcontroller 400 Programmers Guide
ek-ether-in	Ethernet Installation Guide
AA-LA50A-TE	VMS Network Control Program Manual



### **DEMNA CONFIGURATIONS**

### 2.1 INTRODUCTION

This chapter overviews the configuration requirements for installing the DEMNA. Refer to the DEC LANcontroller 400 Installation Guide for detailed installation instructions.

### 2.2 DEMNA OPTION PACKAGE AND CABINET KITS

The DEMNA option consists of a T2020 module, an I/O connector panel and internal cable for connecting to the Ethernet transceiver, and an I/O connector panel and internal cable for connecting to a physical console (if used).

The T2020 module is obtained from the DEMNA-M option package. The I/O connector panels and cables are obtained from cabinet kits applicable to the system. See Tables 2–1 and 2–2.

The DEMNA also requires an external Ethernet transceiver cable and an external terminal cable for the physical console (if used). These cables are not included in the DEMNA option package or in the cabinet kits, but must be ordered separately. Refer to the Systems and Options Catalog.

Table 2-1 DEMNA-M Option Package Contents

Component	Description
T2020	DEMNA module
EK-DEMNA-IN	DEC LANcontroller 400 Installation Guide
EK-DEMNA-UG	DEC LANcontroller 400 Console User's Guide
EK-DEMNA-RN	DEC LANcontroller 400 Release Notes

Table 2-2 Cabinet Kits

Kit <sup>1</sup>	Contents	
VAX 6000 Systems	)	
CK-DEMNA-KD	74-26407-41	Ethernet I/O connector panel
	17-01496-02	Internal Ethernet cable (8-foot)
	<b>74-26407-</b> 01	Blank panel
	12-22196-02	Ethernet loopback connector
VAX 9000 Model 2	zz Systoms	
CK-DEMNA-KE	70-27894-01	Ethernet I/O connector panel
	17-01496-01	Internal Ethernet cable (3-foot)
	12-22196-02	Ethernet loopback connector
VAX 9000 Model 4	lxx Systems	
CK-DEMNA-KM	70-27894-01	Ethernet I/O connector panel
	17-01496-02	Internal Ethernet cable (8-foot)
	12-22196-02	Ethernet leopback connector
Internal Cable fo	r Physical Console	
CK-DEMNA-AM	74-26407-32	I/O connector panel, VAX 6000 cabinets
	70-28010-01	I/O connector panel, VAX 9000 cabinets
	74-26407-01	Blank panel
	17-02168-01	Physical console internal cable
	EK-DEMNA-IN	DEC LANcontroller 400 Installation Guide
	EK-DEMNA-UG	DEC LANcontroller 400 Console User's Guide

<sup>&</sup>lt;sup>1</sup>Cabinet kits must be ordered separately from the DEMNA-M option package. For systems not included in this table, refer to the Systems and Options Catalog.

### 2.3 T2020 MODULE PLACEMENT

The DEMNA requires one slot in the XMI backplane for the T2020 module. Table 2–3 indicates the XMI slots into which the module can be installed and the maximum number of DEMNAs allowed in each XMI cardcage.

Table 2-3 T2020 Module Placement In XMI Cardcage

System Type	XMI Slote	Maximum	
VAX 6000 Models 200/300/400	1 to 4; B to E <sup>2</sup>	Six	
VAX 6000 Model 500	1 to 5; A to E <sup>2</sup>	Six	
VAX 9000	Any slot except 7 or 8	Four	

<sup>&</sup>lt;sup>1</sup>Maximum number of DEMNAs supported by VMS Operating System.

### 2.4 INTERNAL ETHERNET CABLE

This cable connects the DEMNA to the bulkhead connector for the external Ethernet transceiver cable. See Figures 2-1 to 2-4 and Tables 2-4 to 2-6.

### 2.5 INTERNAL CABLE FOR PHYSICAL CONSOLE

This cable connects the DEMNA to the bulkhead connector for a terminal to be used as the physical console (optional). See Figures 2-5 to 2-7 and Tables 2-7 to 2-9.

<sup>&</sup>lt;sup>2</sup>In VAX 6000 systems, DEMNAs are usually placed in the higher numbered slots available within the indicated ranges (CPUs are usually placed in lower numbered slots).




Figure 2-1 Internal Ethernet Cable Connections

### Table 2-4 Internal Ethernet Cable Connectors

P1 References: Figure 2-2 and Table 2-5

P1 plugs into segment E2 of the XMI slot and is properly installed when the key is on the right as viewed from the backplane. The connector is not specifically keyed for backplane segment E2 (it is possible to install the connector in the wrong segment).

P2 References: Figure 2-3, Figure 2-4 and Table 2-6

P2 plugs into the I/O connector on the bulkhead for the external Ethernet cable.


On VAX 6000 systems, connector P2 of the first DEMNA plugs into the Ethernet port on the system interconnect panel. Figure 2–3 shows the location of the Ethernet port.

P3 P3 is a two-prong connector which plugs into a +15 Vdc connector on a system power supply (H7214 on VAX 6000 systems; power distribution adapter on VAX 9000 systems).

P3 supplies power for an Ethernet device which does not have its own power supply, such as an H4000, DESTA, or DECOM. If all +15 Vdc connectors are in use, the external Ethernet transceiver cable can not be connected directly to one of these transceiver types, but may be connected to one of the following:

- DELNI
- DEMPR
- DEBET

Each of these devices has its own power supply and can be cabled to an H4000. Connector P3 shold be installed regardless of the transceiver type. See the DEC LANcontroller 400 Installation Guide for more information.



# Looking at Backplane

0

GSF\_1959\_89\_MPS

Figure 2-2 Internal Ethernet Cable, P1 Connector Pinouts

Table 2-5	Table 2-5 Internal Ethernet Cable, P1 Connector Signals
Pin	Signal
E05 to E09	Logic Ground
e e	Ethernet Collision L Ethernet Collision H
e e	Ethernet Receive L Ethernet Receive H
E E E	Ethernet Transmit H Ethernet Transmit H




Figure 2-3 VAX 6000 Model 400 System Interconnect Panel




GSF\_1980\_89\_MP9

Figure 2-4 In/ernal Ethernet Cable, P2 Connector Pinouts

Table 2-6 Invarnal Ethernet Cable, P2 Connector Signals

Pin	Si p.al
1	St reld
2 9	Collision Presence H Collision Presence 1
3 10	Transmit H Transmit L
5 12	Receive H Receive L
6	Power Return
13	Power



Internal Cable for Physical Console, Connections Figure 2-5

### Table 2-7 Internal Cable for Physical Console, Connectors

PI References: Figure 2-6 and Table 2-8

> P1 plugs into segment D2 of the XMI slot and is properly installed when the key is on the right as viewed from the backplane. The connector is not specifically keyed for backplane segment D2 (it is possible to install the connector in the wrong segment).

P2 References: Figure 2-7 and Table 2-9

P2 plugs into an I/O connector on the bulkhead for a terminal cable.




Figure 2-6 Internal Cable for Physical Console, P1 Connector Pincuts

Table 2-8 Internal Cable for Physical Console, P1 Connector Signals

Pin	Signale
D01	Transmit
D02	Receive
D03	Logic Ground




GSF\_1908\_60\_MPS

Figure 2-7 Internal Cable for Physical Console, P2 Connector Pinouts

Table 2-9 Internal Cable for Physical Console, P2 Connector Signals

		والمراجع والم
Pin	Signal	
2	Transmit	
3	Receive	
7	Logic Ground	



## DEMNA POWER-UP SELF-TESTS AND ROM-BASED DIAGNOSTICS (RBDs)

### 3.1 POWER-UP SELF-TESTS

The power-up self-tests are ROM-resident diagnostics that verify the DEMNA's basic operation and ability to transmit and receive loopback packets over the network. The self-tests are automatically run on system power-up or XMI reset (see Table 3–1 and Figure 3–1) and can be run as an RBD from the system console or DEMNA physical console (Example 3–1).

Table 3-1 DEMNA Self-test Indications After Power-up or XMI Reset

Result	Indication(s)
Pass	Both DEMNA LEDs illuminated (Figure 3–1)
	Value of FFFFC007 or FFFFC027 recorded in XPUD register. (The XPUD records the status of each test. Bit <05> is set if the EEPROM contains error history entries.)
Fail	One or both LEDs extinguished
	Pass/fail status of each self-test recorded in XPUD register. Self-test complete bit (bit <31>) in register cleared.
	Self-test fail bit (bit <10>) in XBER register set.




Figure 3-1 DEMNA LED Locations

### Notes:

- 1. If the External Loopback LED is off, the fault is not necessarily due to a failed DEMNA logic component, but could be due to one or more of the following:
  - Defective or improperly seated cable
  - Defective Ethernet transceiver connector
  - DEMNA disconnected from transceiver
  - One of the other self-tests failed (the external loopback test is not executed in this case and the LED will stay off)
- 2. If the XPUD register indicates that all tests failed, the problem may be due to the CVAX, ROM, or bus transceivers.
- 3. A self-test failure can also be caused by a systemwide fault: for example, a faulty power supply or missing XMI bus terminator.
- 4. If the cause of a self-test fault is corrected, the LED(s) will light only if the self-test is rerun. If the self-test is not rerun, the DEMNA will still function properly with the LED(s) off.)

```
> CTRLTP
>>>2 3
                     ! Connect console to XMI node 3
733 Z connection successfully started
                     ! Enter RBD monitor
RBD3>ST 0
                     ! Run RBD 0 (DEMNA self-tests)
; Selftest
           1.00
      P
             3
                  0003
                            1
RBD3> CTRL72 CTRL7P
?31 Z connection terminated by ^P
```

#### a. VAX 6000 Syutems

```
> CTRLIP
>>> 2 22
                     ! Connect console to XJA 2, XMI node E
733 Z connection successfully started
T/R
                     ! Enter RBD monitor
RBDE>ST 0
                     ! Run RBD 0 (DEMNA self-tests)
:Selftest
           1.00
             P.
                   0003
RBDE> CTRL/Z CTRL/P
?xx Z connection terminated by ^P
>>>
```

#### b. VAX 9000 Systems

Example 3-1 Running DEMNA Self-Tests from the System Console

#### **ROM-BASED DIAGNOSTICS (RBDs)** 3.2

The RBDs provide more extensive testing of selected DEMNA logic functions. The RBDs are resident in the EPROM and are accessed from the system console or physical console through the RBD user interface.

Self-test and RBD errors are reported to the system console and, if appropriate flags are set, are logged in the EEPROM. The first eight errors are logged, after which the error history must be cleared to allow logging of additional errors.

## RBD Title/Description O Self-test RBD Same as the power-up self-test except that test results are displayed on the console. When run as RBD 0, the self-test does not affect the state of the LEDs, the XBER register, or the XPUD register.

Table 3-3 lists the self-tests. If no test number is given with the START command all tests are executed.

#### 1 NI RBD

Verifies the Ethernet link between the DEMNA's Ethernet interface logic and the Ethernet transceiver. Consists of three tests:

- External Loopback on Live Ethernet Test
   Requires the DEMNA to be connected to a live network.
- 2 MOP Loopback Test

Requires at least one node that implements a MOP (maintenance operations protocol) loop server to be present on the local network.

3. External Loopback on Closed Ethernet Test

Requires a loopback connector to be installed on the Ethernet connector at the system bulkhead or on the transceiver end of the transceiver cable.

If no test number is given with the START command, test 1 is executed.

#### 2 XMI RBD

Verifies the DEMNA's ability to transfer data to and from host memory. The /C qualifier must be specified when invoking the test since it performs writes to host memory.

#### 3 XNA RBD

Verifies the DEMNA's ability to simultaneously perform external loopbacks to the Ethernet and datamoves to and from host memory.

The XNA RBD is effectively a combination of NI RBD test 1 and the XMI RBD. The /C qualifier must be specified when invoking the test since it performs writes to host memory.

Table 3-3 DEMNA Self-Test (RBD 0)

IEUIT J-J	DEMINA Sell-lest (NDD 0)
Test	Unit or Function Tested
1	Boot ROM (EPROM)
2	CVAX IRQ Lines
3	Diagnortic Register
4	SSC Chip
5	Console UART Driver
6	CVAX RAM
7	CVAX Parity RAM
8	CVAX Chip
9	ENET PROM
10	EEPROM
11	XNADAL Readback
12	XNADAL Timeout Logic
13	Shared RAM
14	Shared Parity RAM
15	LANCE Chip
16	Ethernet Subsystem Parity
17	LANCE External Loopback
18	DEMNA Gate Array
	والمراكب والم

#### 3.2.1 RBD COMMANDS

Table 3-4 describes the RBD commands. Uppercase, bold-face characters indicate the minimum acceptable abbreviation for the command.

Commands may be entered in uppercase or lowercase. The bell character and a question mark are returned on incorrect syntax.

#### Table 3-4 DEMNA RBD Commands

STart

Syntax: ST[art] RBD number [/qual.../qual] [p1 [p2]]

Starts a test, or group of tests, of a specified RBD.

KBD number:

- 0 Self-test RBD
- 1 NI RBD
- 2 XMI RBD
- 3 XNA RBD

/mal

Command qualifier: See Table 3-5

p1, p2

Command parameters: See Table 3-6

Deposit

Syntax: D[eposit] [/qual.../qual] [address] [data]

Deposits data into XMI registers and memory locations resident on the DEMNA.

/mal

Command qualifiers: See Table 3-7

address

A one to eight digit hex value or a special addressing character (Table 3-8). When the RBD moitor is entered, the default address is 0 and the default address type is physical.

data

Byte, word, or longword of data to be deposited. When the RBD moitor is entered, the default data size is longword.

Examine

Syntax: E[xamine] [/qual.../qual] [address]

Displays contents of XMI registers and memory locations resident on the DEMNA.

/auel

Command qualifiers: See Table 3-7

address

A one to eight digit hex value or a special addressing character (Table 3—8). When the RBD moitor is entered, the default address is 0 and the default address type is physical.

#### Table 3-4 (Cont.) DEMNA RBD Commands

**QUit** 

Syntax: QU[it]

Sets the Node Reset bit in the XBER, initializing the DEMNA,

causing it to execute a power-up self-test.

If the RBD monitor was accessed through the host's system console CTRUP must be entered after the QUIT command to return to the

console prompt:

RBD3> QUIT CTRL/P

?xx Z connection terminated by ^P

>>>

CYRUZ performs the same function as the QUIT command.

SUmmary

Syntax: SU[mmary]

Displays a summary report of the last diagnostic executed.

If no diagnostic was run since the RBD monitor was invoked, the

"?" character is returned.

XFC

Syntan: XFC

Forces a jump to the address loaded into register XPD1. XFC is used to invoke the diagnostic error log reader. See Example 3-3.

Table 3-5	DEMNA RBD START Command Qualifiers
/BE	Ouput bell character to console on error.
	Default: No bell
/C	Confirm execution of tests which perform writes to host memory (XMI and XNA RBDs).
	Default: No confirmation
/DS	Disable displaying of status reports.
	Default: Status reports
/HE	Halt on hard error, print error and summary reports, execute cleanup code, and return to RBD prompt.
	A hard error is a repeatable fault (for example, ROM checksum error) from which the diagnostic can recover. In contrast, a fatal error (for example, unexpected interrupt) causes the program to abort, regardless of the state of the /HE or /LE qualifiers.
	Default: Continue on hard error
/HS	Halt on soft error, print error and summary reports, execute cleanup code, and return to RBD prompt.
	A soft error is a non-repeatable fault (error not present on retry) from which the diagnostic can recover. The only soft error detected is a missing heartbeat.
	/HS is applicable only for NI RBD tests 1 and 2. If /HS and /LS are both specified, the monitor indicates an error.
	Default: Continue on soft error
ΛE	Inhibit error reports during diagnostic execution. Error reports displayed on diagnostic completion.
	Default: Error reports
/IS	Inhibit display of summary report after completion of diagnostic.
	Default: Summary reports
/LE	Loop on hard error (even if error is intermittent).
	Press CTAUC, CTAUY, or CTAUZ to terminate loop and return to RBD prompt.
	Error reports are displayed while looping unless /IE was specified. A summary report is displayed on loop termination unless /IS was specified.
	Default: Continue

#### Table 3-5 (Cont.) DEMNA RBD START Command Qualifiers

/LS Loop on soft error (even if error is intermittent).

Press CTRUC, CTRUY, or CTRUZ to terminate loop and return

to RBD prompt.

Error reports are displayed while looping unless /IE was specified. A summary report is displayed on loop termination unless /IS was

specified.

/LS is applicable only for NI RBD tests 1 and 2. The only soft

error detected is a missing heartbeat.

Default: Continue

/P=n Run n passes of each selected test.

Specify n=0 for infinite passes (press CTRL/C), CTRL/Y), or CTRL/Z

to halt).

Default: One pass

/T=n[:m] Run single test (/T=n) or group of tests (/T=n:m).

Specify test number(s) in decimal.

Default: RBD dependent

/TR Trace (display) test number at start of each test.

Default: Disabled

#### Table 3-6 DEMNA RBD START Command Parameters

#### For the NI RBD

21 8-digit decimal number specifing the number of packets to be transmitted and received for each test pass.

Default is 100. A value of zero specifies to transmit packets indefinitely until CTRUC is pressed.

P1 is supported by all NI RBD tests.

P2 Decimal number in the range of 64 to 1518 which specifies the transmit packet size (in bytes). If p2 is not specified, the test varies the packet size.

P2 is supported by the MOP loopback test only. To use the parameter, p1 must also be specified.

#### For the XMI and XNA RBDs

P1 Integer value which represents the number of datamove and peek operations performed per test pass.

A value of n specifies n \* 256 datamoves and n \* 512 peeks. Default is 1 (256 datamoves, 512 peeks). A value of zero specifies to execute datamoves and peeks until CTRL/C is pressed.

P2 Specifies the starting address in host memory to be used by the test.

The starting address must be page aligned. If a nonpage-aligned address is specified, the diagnostic zeros the nine least significant bits. Default is 200 (hex).

To use the p2 parameter, p1 must also be specified.

Table 3	-7 DEMNA RBD Deposit/Examine Command Qualifiers
/B	Defines data size as byte.
/G	Defines address space as CVAX GPRs 0 to B. Valid only for EXAMINE command.
	When /G is specified the address field must be a hex digit in the range 0 to B.
/L	Defines data size as longword (default).
/N:n	Deposits data to, or examines data from, the specified address and the next $n$ addresses.
	If the starting address is specified with "-", the next n higher addresses are still used (the "-" character specifies the starting address, not the direction).
P	Defines the address space as physical memory (default).
/W	Defines data size as a word.

### Table 3-8 DEMNA RBD Deposit/Examine Commnad Special Addressing Characters

- + Increment address last referenced by DEPOSIT or EXAMINE by current data size
- Decrement address last referenced by DEPOSIT or EXAMINE by current data size
- Use address last referenced by DEPOSIT or EXAMINE

#### 3.2.2 RBD CONTROL KEYS

Table 3-9 DEMNA Rod Control Keys

Key	Mode 1	Punction
CTALC	Diag	Stop diagnostic execution, execute cleanup code, return to RBD prompt. Enabled messages for aborted test are displayed on console.
	Mntr	Echo "^C", reissue RBD prompt.
CTRUP	Diag	Exit console mode, return to system prompt (>>>).
		If the RBD monitor is reentered on the same node, enabled test messages of the aborted test are displayed. CTRUP is disabled when RBDs are run from the console monitor program.
	Mntr	Exit console mode, return to system prompt (>>>).
		CTRUZ or QUIT must be used before CTRUP to force DEMNA into a known state. CTRUP is disabled when RBDs are run from the console monitor program.
CTRUR	Diag	Ignored
	Mntr	Display current command line.
CTRLU	Diag	Ignored
	Mntr	Echo "^U", abort command line, reiseue RBD prompt.
CTRLY	Diag	Stop diagnostic, do not execute cleanup code, return to RBD prompt. Does not display test messages on console.
	Mntr	Echo "^Y", reissue RBD prompt.
CYAL/Z	Diag	Same as CTRUC
	Mntr	Same as QUIT command.

<sup>&</sup>lt;sup>1</sup>Diag = RBD diagnostic running, Mntr = RBD monitor running

#### 3.2.3 Running the DEMNA RBDs

#### From the VAX 6000 System Console

#### From the VAX 9000 System Console

#### From the DEMNA Physical Console

```
XNA>T/R
RBD3>ST2/P=3 2 1000 /C
! Run three passes of XMI RBD; 512
! datamoves and 1024 peeks per pass.
! Starting address is 1000.

RBD3> QUIT
XNA>
```

#### 3.2.4 RBD Error Report Formats

The DEMNA follows the XMI standard for RBD error reports, supporting three levels of error reporting. Table 3–10 lists the fields in each error report level, and Example 3–2 shows a sample error report.

Table 3	3-10	DEMNA	ROD	Emor	Report	Levels
---------	------	-------	-----	------	--------	--------

Lovel	Туро	Error Report Line Fields
1	Summary	Pase/Fail status
		XMI node number
		Device type (0C03 = DEMNA)
		Pass count
2	Evror	Error type—HE (hard), FE (fatal), SE (soft)
	class	Logic under test
		Unit under test (always 0)
		Test number (0 if test initialization failed)
3	Error	Subtest number
	<b>apacific</b>	Expected data
	•	Received data
		System control block (SCB) offset
		Failing memory or register address
		PC value in ROM at time of failure
		Specific error number

- - Failed, XMI node 3, DEMNA (device type 0C03), pass 18
  - Hard error, CVAX RAM under test. unit 0 (always), test 6
  - Subtest 0, expected 00000000 (hex), received 00800000 (hex), SCB 0, failing address 20150004 (hex), error PC 20051D97, error number 03

#### Example 3-2 Sample DEMNA RBD Error Report

#### 3.2.5 Diagnostic Error Log Reader

The diagnostic error log reader is an EPROM-resident program that displays the contents of the diagnostic error log (part of the EEPROM error history).

The error log reader is run by depositing it's starting address into the XDP1 register and then issuing the XFC command. Example 3-3 shows a sample run of the program.

>>> Z 3
733 Z connection successfully started
T/R
RBD3> D 20150100 2004C010 !Starting address in XDP1
RBD3> XFC !Jump to address in XPD1

\*\*\*\*\*\*\*\* DEMNA EEPROM ERROR FRAME READER V1.00 \*\*\*\*\*\*\*\*

EEPROM revision and date: 0600 (14-FEB-1990)

Module serial number: \*SG915Y8879\*

Logging is currently enabled for: Selftest NIRBD XMIRBD XNARBD

There are 2 error frames stored.

Type <CR> to continue, <CTRL/C> to abort...

1 Sequence number: Diagnostic number: 3.00 Diagnostic revision: RBD Operating mode: 3 XMI node number: 3 Test number: Error code: Resear number: 65 00000003 (X) Expected data: Received data: 00000007 (X)

----- Error frame number 1 -----

 SCB offset:
 000000000 (X)

 Failing address:
 201004A3 (X)

 PC at failure:
 0001A762 (X)

Number of times logged: 1

Type <CR> to continue, <CTRL/C> to abort...

#### 3-16 DEMNA POWER-UP SELF-TESTS AND ROM-BASED DIAGNOSTICS (RBDa)

A 4 A 4 A 4 A 4 A 4 A 4 A 4 A 4 A 4 A 4	Error frame number	2
Sequence number:	2	
Diagnostic number: Diagnostic revision:	3.00	
Operating mode:	boner-nb	
XMI node number:	3 18	
Test number: Error code:	0	
Error number:	3	
Expected data: Received data:	00000000 (X) 00800000 (X)	
SCB offset:	00000000 (X)	
Failing address:	20150004 (X)	
PC at failure:	20051D97 (X)	
Number of times logge	ed: 2	

Type <CR> to continue, <CTRL/C> to abort...

Example 3-3 DEMNA Error Log Reader

#### 3.2.6 Isolating Faults With the RBDs

Figure 3-2 shows the suggested order in which to run the RBDs to isolate suspected DEMNA faults.

#### Notes on running NI RBD test 3

To run this test, perform the following:

- 1. Disconnect external Ethernet transceiver cable (BNE3) at transceiver end and install loopback connector on cable
- 2. Run test 3:
  - Pass Transceiver bad: Replace transceiver, reconnect cable and rerun test to verify operation. No further action required.
  - Fail Suspect transceiver cable, internal Ethernet cable, backplane, or DEMNA module. Go to next step.
- 3. Disconnect external transceiver cable at system bulkhead and install loopback connector
- 4. Rerun test 3
  - Pass Transceiver cable bad: Replace cable and rerun test to verify operation. No further action required.
  - Fail Suspect internal Ethernet cable, backplane, or DEMNA module.
    Go to next step.
- 5. Replace internal Ethernet cable and install loopback connector on new cable
- 6. Rerun test 3
  - Pass Internal Ethernet cable bad. Replace cable and rerun test to verify operation. No further action required.
  - Fail Suspect DEMNA module or XMI backplane. Go to next step.
- 7. Replace DEMNA
- 8. Rerun test 3
  - Pass DEMNA bad. Rerun test to verify operation. No further action required.
  - Fail XMI backplane bad. Install DEMNA in different slot. Rerun test to verify proper operation. Consider replacing XMI card cage.

#### 3-18 DEMNA POWER-UP SELF-TESTS AND ROM-BASED DIAGNOSTICS (RBDs)





Figure 3-2 DEMNA RBD Troubleshooting Flowchart



## 4

## DEMNA MACRODIAGNOSTICS AND SUPPORT PROGRAMS

#### 4.1 INTRODUCTION

This chapter provides an overview of the macrodiagnostics and support programs available for the DEMNA.

#### 4.2 DIAGNOSTICS AND SUPPORT PROGRAMS

The DEMNA is supported by two macrodiagnostics and one utility program:

Table 4-1 DEMNA Macrodiagnostics and Support Programs

Namo	Level	Description
EVDWC	2R	NI Exerciser
		Verifies the installation of the host Ethernet node and connectivity to all other nodes on the local network that support maintenance operations protocol (MOP).
EVDYE	2R	DEMNA NI Functional Diagnostic
		Verifies the functional operation of the DEMNA Ethernet/802 port and that the DEMNA can perform all of the functions required by the VAX/VMS Ethernet port driver (EXDRIVER).
EVGDB	2	EEPROM Update Utility
		Enables the user to update the firmware in the EEPROM, modify EEPROM flags and parameters, and patch the RBD code resident in the EPROM.

#### 4.3 RUNNING EVDWC AND EVDYE

- 1. Log into the customer service account or SET DEFAULT to the SYS\$MAINTENANCE directory.
- 2. Run the VAX Diagnostic Supervisor (VAX/VDS):

ELSAA on VAX 6000 Model 2xx/3xx systems ERSAA on VAX 6000 Model 4xx systems EWSAA on VAX 9000 systems

3. Load the diagnostic:

DS>LOAD EVDWC !or EVDYE

4. Attach and select the DEMNA:

#### VAX 6000 Systems

DS>ATTACH DEMNA HUB EXm0 n DS>SELECT EXm0

#### Where:

- m Unit designator. The DEMNA with the lowest XMI node number is unit A; the one with the second lowest number is unit B, and so on.
- n DEMNA's XMI node ID

#### VAX 9000 System

DS>ATTACH XJA HUB XJAx x DS>ATTACH DENNA XJAx0 EXm0 n DS>SELECT EXm0

#### Where:

- x XJA unit number (0 to 3)
- m Same as for VAX 6000 systems
- n Same as for VAX 6000 systems
- Set the desired VAX/DS control flags (for example: TRACE, HALT) and any desired diagnostic event flags
- 6. Start the diagnostic

#### NOTE

Tests 2 through 10 of EVDYE can use either internal or external loopbacks during test execution. To use external loopbacks, perform the following:

- Install a loopback connector at the system bulklead or on the Ethernet transceiver cable.
- Issue the following after the SELECT EXm0 command:

L 3> SET EVENT FLAG 1

#### 4.4 EVGDB

**EVGDB** is a level 2 diagnostic and can be run with the VAX/DS running in either stand-alone mode or on-line (interfaced with the VAX/VMS operating system). When run in stand-alone, EVGDB runs the DEMNA self-test to verify the module operation. If self-test fails, EVGDB displays an error message and continues.

EVGDB is distributed with the DEMNA firmware image (EVGDBQ.BIN) to the field as part of the system tape media kits:

Table 4-2 EVGDB Distribution Media

Name
VAX 6000-200 Console TK50
VAX 6000-300 Console TK50
VAX 6000-400 Console TK50
VAX 9000 CNSL UTIL + UCODE Tape

Table 4-3 EVGDB Sections

Section	Functions Available to User	
PARAM	Examine and modify user-settable EEPROM flags and parameters.	
UPDATE	Load a new firmware image into the EEPROM and examine and modify EEPROM flags and parameters.	
VERIFY	Load a new image into the system's main memory and compare it to the image in the EEPROM.	
MFG	Load a new image into the EEPROM and examine EEPROM flags and parameters. Also clears the error log in the EEPROM and initializes the EEPROM flags and parameters.	
DEFAULT	Identical to the UPDATE section. The DEFAULT section is run if no section is specified.	
INVAL	Invalidate and initialize the EEPROM contents, forcing the DEMNA to run from the EPROM. The section is used to enable EEPROM updates when the normal procedure (UPDATE or DEFAULT sections) does not work.	

Table 4-4 EVGDB Event Flags

Event Flag	EEPROM Flags or Parameter Made Accessible
1	Enable Local DEMNA Console Flag Enable DEMNA Monitor Facility Flag Enable Diagnostic Logging Flag Enable Self-Test Logging Flag Enable NI RBD Logging Flag Enable XMI RBD Logging Flag Enable XNA RBD Logging Flag
3	DEMNA Conscle Password

If no event flags are specified, only the following EEPROM flags can be modified:

**Enable Remote Boot** 

**Enable Remote DEMNA Console** 

Enable Promiscuous Mode





Parameter	Description			
Console Password	An 8-character ASCII field that indicates the password that must be used to connect to the DEMNA consols monitor program. The default password is XNABOARD.			
Flag	Operation if Flag Enabled			
Enable Remote Boot	DEMNA allowed to participatate in remote booting over the network.			
Enable Remote DEMNA Console Flag	DEMNA console monitor progrem made accessible from a remote network node.			
Enable Local DEMNA Console Flag	DEMNA console monitor program made accessible from the local network node and from the DEMNA physical console.			
Enable DEMNA Monitor Facility	Allows DEMNA to monitor network activity.			
Enable Promiscuous Mode	Allows DEMNA to receive all packets on the network, regardless of the destination. If the flag is disabled, an application can override the flag by starting up a promiscuous user.			
Enable Diagnostic Logging	Allows logging of self-test and RBD errors to EEPROM.			
Enable Self-Test Logging	Log self-test errors to EEPFOM. Diagnostic error logging must also be enabled.			
Enable NI RBL Logging	Log NI RBD errors to EEPROM. Diagnostic error legging must also be enabled.			
Enable XMI RBD Logging	Log XMI RBD errors to EEPROM. Diagnostic error logging must also be enabled.			
Enable XNA RBD Logging	Log XNA RBD errors to EEPROM. Diagnostic error logging must also be enabled.			

#### 4.4.1 Modifying EVGDB Flags

DS>LOAD EVGDB
DS>ATTACH DEMNA HUB EXAO 3 !example shown for a VAX 6000 system
DS>SELECT ALL
DS>SET EVENT 1,3
DS>START/SECTION=PARAM

Program: EVGDB DEMNA EEPROM Update Utility, revision 1.1, 6 tests

- Testing: \_EXA0
- Please insure that Front Panel Switch is in Update position. Ready [(Yes), No]
- ② Do you wish to clear the EEPROM error log? [(No), Yes] No Reading parameters from EEPROM...

EEPROM firmware rev: 0601 04-APR-1990

DEMNA Serial Number: \*SG909T1488\*

(Default = No) Enable Remote Boot? Enable Remote DEMNA console? (Default = Yes) Enable Local DEMNA console? (Default = Yes) Y Enable DEMNA monitor facility? (Default - No) N Enable Promiscuous mode? (Default = Yes) Y Enable Diagnostic Logging? (Default = Yes) Y Enable Self-test Logging? (Default = Yes) Y Enable NI RBD Logging? (Default = Yes) Y Enable XMI RED Logging? (Default = Yes) Y Enable XNA RBD Logging? (Default = Yes) Y

- @ Do you wish to modify any of these parameters? [(No), Yes] Yes
- Enable Remote Foot? (Default = No) [(No), Yes] Enable Remote DEMNA console? (Default = Yes) [(Yes), No] Enable Local DEMNA console? (Default = Yes) [(Yes), No] Enable DEMNA monitor facility? (Default = No) [(No), Yes] Enable Promiscuous Mode? (Default = Yes) [(Yas), No] Enable Diagnostic Logging? (Default = Yes) [(Yes), No] [(Yes), No] Enable Self-test Logging? 'Default = Yes) Enable NI RBD Logging? (Default = Yes) [(Yes), No] (Default = Yes) Enable XMI RBD Jugging? [(Yes), No] Enable XNA RBD Logging? (Default = Yes) [(Yes), No]
- @ Enter remote DEMNA console password (up to 8 alphanumeric characters):

OK to modify EEPROM parameters? [(No), Yes] Yes
Are you sure? [(No), Yes] Yes

Writing new parameters to EEPROM... .. End of run, 0 errors detected, pass count is 1, time is 20-FEB-1990 11:14:17.08

- ODS>EXIT
- If run in stand-alone mode, EVGDB will execute the DEMNA selftest. If the self-test fails, EVGDB will display an error message and continue.
- On VAX 6000 systems, ensure that the key switch is in the update position before responding "Yes".

On VAX 9000 systems, ensure that the SPU access switch is set to OCAL/SPU or REMOTE/SPU and then issue the following command to enable EEPROM updating:

SET XMI UPDATE/XMI:n ON !Where n = XMI card cage number

- Answer "No" in most cases
- If the reply is "No", EVGDB will display the following and then exit to VAX/DS:

No parameter changes made. .. End of run, 0 errors detected, pass count is 1, time is 20-FEB-1990 11:14:58.77 DS>

- © Current flag settings are enclosed in parentheses.
- If more than eight characters are entered, the console password prompt is redisplayed. If fewer than eight characters are specified, the password is null filled. If a password is not specified, (RETURN) pressed), the default password XNABOARD is used.
- On VAX 6000 systems, return the key switch to its former position (Halt or Auto Start). On VAX 9000 systems, issue the following console command to disable EEPROM updating and then set the SPU access switch to the appropriate position:

SET XMI UPDATE/XMI:n OFF !Where n = XMI card cage number

#### 4.4.2 Updating the EEPROM Firmware (VAX 9000 System)

DS>LOAD EVGDB
DS>ATTACH XJA HUB XJAO 0
DS>ATTACH DEMNA XJAO EXAO 3
DS>SELECT ALL
DS>START/SECTION=UPDATE

Program: EVGDB -

DEMNA REPROM Update Ucility, revision 1.1, 6 tests

Testing: EXAO

Please insure that Front Panel Switch is in Update position. Ready [(Yes), No]

Data Image file to be loaded? < EVGDBQ.BIN>

Searching... Load complete.

Data Image firmware rev: 0601 04-APR-1990

Do you wish to clear the EEPROM error log? [(No), Yes] No

Re ling parameters from EEPROM...

EEPROM firmware rev: 0601 04-APR-1990

DEMNA Serial Number: \*SG909T1488\*

Enable Remote Boot? (Default = No) N Enable Remote DEMA console? (Default = Yes) Y Enable Promiscuous Mode? (Default = Yes) Y

Do you wish to modify any of these parameters? [(No), Yes] No Parameter changes made.

Reading parameters from EEPROM...

Writing new image to RAM... Reading image from RAM... Writing RAM image to EEPROM...

Reading parameters from EEPROM...

Data Image firmware rev: 0601 04-APR-1990

EEPROM firmware rev: 0601 04-APR-1990

DEMNA Serial Number: \*SG909T1488\*

Enable Remote Scot? (Default = No) Y Enable Remote DEMNA console? (Default = Yes) Y Enable Promiscuous Mode? (Default = Yes) Y


Reading EEPROM image... Verification complete. .. End of run, O errors detected, pass count is 1, time is 9-APR-1990 13:30:18.50 DS>EXIT

#### 4.5 DIAGNOSTIC PATCH MECHANISM

The DEMNA EEPROM contains a 2-Kbyte region for holding patches made to the diagnostic code in the EPROM. When diagnostic code is executed from the EPROM, checks are made at strategic points to determine if the EEPROM contains patch code. If the patch code is present, the code is executed from the EEPROM instead of the corresponding segment in the EPROM.

When the DEMNA self-test or any RBD is run, a checksum is calculated for the diagnostic patch area in EEPROM and compared with a valid checksum. If the checksum test fails, the diagnostic patch area is declared invalid. In this case, no diagnostic patches are executed. If the checksum failure occurs during self-test, the self-test fails, and the Bad Diagnostic Patch Table bit in the XPUD register is set. If the checksum failure occurs when an RBD is invoked, the following message is displayed on the console before the RBD is executed:

BAD PATCH



#### **DEMNA Console Monitor Program**

#### **5.1 OVERVIEW**

The console monitor program is a EEPROM resident program which allows users on the network to monitor DEMNA operations and network traffic.

The console monitor program consists primarily of 12 interactively invoked screens (displays) that indicate current operating parameters and errors. The console monitors over 100 parameters. These parameters are updated every 3 seconds on-screen while being displayed.

In addition to displaying and updating key operational and diagnostic parameters, the console monitor program allows a user to examine the contents of DEMNA memory locations and registers.

The console monitor includes an online help facility.

#### Security Features

- Password protected
- Access allowed by only one user at a time
- System manager can disable program entirely, or deny access from a remote network node

Parameters that control access to the monitor can be changed with the EEPROM Update Utility, EVGDB.

## 5.2 CONNECTING TO THE CONSOLE MONITOR PROGRAM

A user can access the DEMNA console monitor program from a terminal:

- Attached directly to the DEMNA (physical console)
- On the local node (DEMNA's node)
- · On a remote node

Accessing the monitor program from a terminal other than physical console requires that one of the following be used to make the connection:

- Network Control Program (NCP)
- A console connection program

#### 5.2.1 Using the Physical Console

The only setup required to access the console monitor program from the physical console is to connect the terminal cable to the DEMNA'S XMI slot and set the terminal band rate to 19.2K band. The console monitor prompt (XNA>) is displayed when the terminal is powered on.

#### 5.2.2 Using the Network Control Program (NCP)

The following examples show how to setup NCP parameters to allow access to the console monitor program from a terminal connected to the local node and from a terminal connected to a remote node.

Note that DECnet must be running for NCP fields to be valid.

#### Terminal on the Local Node (DEMNA's node)

SMCR NCP

- NCP> SHOW NODE node name
- Node Volatile Summary as of 12-SEP-1990 13:02:52 SNCP-W-UNRCMP, Unrecognized component, Node
- NCP> SHOW MODE DECnet\_address
- Node Volatile Summary as of 13-JUL-1990

Node Active Delay Circuit Next State Node Link

- NCP> SET NODE DECnet\_address NAME n de\_name NCP> DEF NODE DECnet\_address NAME node\_name NCP> SET NODE node name HARD ADDR address NCP> DEF NODE node name HARD ADDR address NCP > SET NODE node name SERVICE PASSWORD 584E41424F415244 ! Default NCP> DEF NODE node name SERVICE PASSWORD 584E41424F415244 NCP> SET NODE node name SERVICE CIRCUIT circuit name NCP > DEF NODE node name SERVICE CIRCUIT circuit\_name
- Werify that the node name to be created is unique
- Message displayed if the node name is unique
- Verify that the DECnet address to be assigned is unique
- Message displayed if the DECnet address is unique
- Commands to create or modify parameters in the volatile (SET) database or the permanent (DEFINE) database:

Parameter	Description
DECnet_address	assigned DECnet address
node_name	Ethernet node name of DEMNA
address	DEMNA default physical address (DPA) on the Ethernet
circuit_name	service circuit for the system

#### Terminal on a Remote Node

```
SMCR NCP
NCP> SET NODE node name HARD ADDR address
NCP> DEF NODE node name HARD ADDR address
NCP> SET NODE node name SERVICE PASSWORD password
NCP> DEF NODE node name SERVICE PASSWORD password
NCP> SET NODE node name CIRCUIT NAME circuit name
NCP> DEF NODE node name CIRCUIT NAME circuit name
```

Parameter	Description
node_name	Ethernet node name of DEMNA
address	DEMNA default physical address (DPA) on the Ethernet
circuit_name	service circuit for the system
password	password for the DEMNA console monitor program.
	Default: 584E41424F415244

#### 5.2.3 Using the Console Connection Program

The console connection program is only used if NCP is not available.

```
$ MACRO CONSOLE !comp!le and link the program
$ LINK CONSOLE
$ ASSIGN Ethernet_device CONSOLE$DEVICE
$ RUN CONSOLE
XNA> !DEMNA console prompt displayed
!if the connection is successful
```

Refer to the DEC LANcontroller 400 Technical Manual for a listing of CONSOLE.MAR, an assembly language program which can be used to access the console monitor program if NCP is not available.

Parameter	Description
Ethernet_device	device number for the user's Ethernet node

#### 5.3 INVOKING AND EXITING THE CONSOLE

#### Using NCP

Refer to Section 5.2 for information on connecting to the Console Monitor Program, then invoke the console as follows:

```
SMCR NCP
NCP> CONNECT NODE node name
                                !Ethernet node_name of DEMNA
Console connected (press CTRL/D when finished)
XNA>
```

Note that if the service password was not supplied when the console was set up (Section 5.2), the user must supply the service password:

```
NCP> CONNECT NODE node name SERVICE PASSWORD password
```

If NCP cannot connect to the console, it will return an error message. For more information refer to the VMS Network Control Program Manual.

#### Using the Console Connection Program

Before using the console connection program, the user must compile and link the program as follows:

```
$ MACRO CONSOLE
$ LINK CONSOLE
```

Refer to the DEC LANcontroller 400 Technical Manual for a listing of CONSOLE MAR.

Issue the following commands to invoke the console:

```
$ASSIGN Ethernet device CONSOLE$DEVICE ! device number for user's
                                         ! Ethernet node
SRUN CONSOLE
XNA>
```

#### **Exiting the Console**

To exit the console, enter CTRL/D

#### 5.4 CONSOLE COMMANDS

#### Table 5-1 DEMNA Console Commands

BLANK

Syntax: BLANK

Clears the screen and displays the console prompt (XNA>).

**EXAMINE** 

Syntag: EXAMINE [/qual] [parameter]

Displays the contents of the specified location in DEMNA I/O or

memory space.

/qual

Command Qualifiers:

INUMBERen

Displays the next n longwords.

/REGISTER

Displays the gate array registers.

parameters

Command Parameters:

. (period)

Displays the contents of the current location.

address

Displays the contents of a longword location.

HELP

Syntax: HELP (parameter)

Displays information on the EXAMINE and SHOW console commands, as well as the console command language control

characters.

parameters

Command Parameters:

command

Displays help information for the

EXAMINE command or the SHOW

command.

controlchar

Displays help information for the console

command language control characters.

SHOW

Syntam: SHOW parameter

parameters

Command Parameters: See Table 5-2

# Table 5-1 (Cont.) **DEMNA Console Commands**

TR Syntax: T/R

Invokes the DEMNA diagnostic monitor from which the DEMNA Rom-based diagnostics (RBDs) are run.

Restriction:
The T/R command is valid only when entered from the physical console attached directly to the DEMNA module or when the DEMNA is in the uninitialized state.

Table 5-2 DEMNA Console SHOW Command Parameters

active Ethernet nodes.

BUS Displays the configuration of the XMI system containing the DEMNA. Displays the fatal error block specified by n (integer from 1 to ERROR HA ERROR Sn Displays the nonfatal error block specified by n (integer from 1 to 5). HISTORY [n] Displays the error summary stored in the DEMNA EEPROM. (integer from 1 to 31) If a value for n is supplied, the data for only that error is displayed. If a value is not supplied, a summary of all errors recorded in the EEPROM is displayed. Displays the firmware revision number and date for the **IMAGE** EEPROM image and the EPROM image. NETWORK Displays a continuously updated summary of network activity for the six most active Ethernet users and the seven most

#### **DEMNA Console SHOW Command Parameters** Table 5–2 (Cont.)

STATUS

Displays a continuously updated screen that includes the following:

- Statistical information on the DEMNA's use of the network
- Data link counters
- Percentage of DEMNA CPU time used
- Error summary counters
- Number of DEMNA-internal buffers in use
- Percentage of XMI traffic generated
- Statistical information on the use of the entire network

#### Qualifiers:

/ERROR

Displays a continuously updated screen that includes the following:

- Transmit error counters
- Receive error counters
- LANCE counters
- Date and time of error.

/INTERVAL

Displays the same screen as the SHOW STATUS command. The only difference between the two screens is the time interval for which the NI counters and the Error Summary counters record events.

USER

Displays the setup parameters for users defined to the DEMNA port.

**XPUD** 

Displays the DEMNA Power-up Diagnostic (XPUD) Register.

## 5.5 CONSOLE CONTROL KEYS

Table 5-3 DEMNA Console Control Keys

Rey	Function
CTRLA	Alternates between the Status screen and the Status/Error screen or between the Network screen and the Accumulated Network screen.
CTRL/D	Disconnects the console and exits to the system prompt. Has no effect on the DEMNA's physical console.
CTRLE	Alternates between the Status screen and the Status/Interval screen or between the Interval Status/Error screen and the Accumulated Status/Error screen.
	If none of these screens are displayed, entering the control character invokes the Status screen.
CTRLL	Petrieves the last console command line entered.
CTRL/U	Clears the current command line.
CTRLW	Refreshes the screen when the Status, Status/Error, Status/Interval, or Network screen is displayed.
	If none of these screen are displayed, entering the control character clears the screen and invokes the Status screen.

## 5.6 DEMNA STATUS SCREENS

#### Status and Status/interval Screens

09-00-28-00-00-01 8	tatus 01-A <b>DC-1989</b> 19:01:	19 <b>T</b> P	time:	01:	49:95
BI Statistics	BI Counters	Proc	<b>388</b>		TM
Bytos/9k 64	BytesSnt 6327259447	Bull	00.69	0	0.00
Bytes/Aut 64	BytosRev 6327084034	Port	0.79	1	0.00
Bytes/Rev 64	Maytesent 20470	Mart-La	2.00	2	90.0
Pk/Sec 510	Mayteskev 0	Ret-Re	2.09	3	0.00
Bark/Boo	9k8nt 17464006	Rev-La	1.69	ā	0.00
Rcv/8ec 295	PkRcv 17462507	Rev-Es	3.00	Š	0.0%
Maudhato 0.274471	100 kont	Cem-Es	0.08	<u>.</u>	0.00
Interrupts 104599634	Markey 0	Mon	1.05	7	0.00
Interrusts/Sec 255	BE ENCY	Cons	0.49	á	0.08
Allegitepes/sec 200		Coup	0.44	_	0.09
	B	S		9	
Total WI Traffic	Error Sumary	Buffe		A	0.09
Bytes/Pt 237	met/Wire 0	Rev		8	0.09
Pk/8ec	Rcv/Wiro 0	<i>sed</i> i	. 1	e	11.79
Thiswi + Other - Totland	Rev/Validation 1			D	\$0.0
3.99 + 26.09 = 29.54	Rov/NeBullers 0	MMA B		2	09.34
		Lance	9.39	8	0.0%
		MAGA	0.00		
	Status/Error Screen				
	tatus 01-AGG-1989 19:40:	_			23:01
Rev Counters	tatus 01-ACG-1989 19:40:	Lanc	e Count	ori)	
Rev Counters BytesRev 6327084034	tatus 01-AGG-1989 19:40: Kurt Counters BytesSnt 6327280690	Lanc Lan/Rac	e Count	ora	0
Rev Counters BytesRev 6327094034 BkRev 17462507	tatus 01-ACG-1989 19:40: Mmt Counters Bytossnt 6327280698 PkSnt 17468275	Lanc Lon/Ros Lon/TOS	e Count tert	org	0
Rev Counters	tatus 01-AGG-1989 19:40: Kurt Counters BytesSnt 6327280690	Lanc Lan/Ros Lan/OOf Lan/TRE	e Count tart lo	<b>6</b> F(3	0
Bytesker 6327084034 PkRev 17462507 Rev/Belaurid 0 Rev/SizeFilter 0	tatus 01-ACG-1989 19:40: Mart Counters BytesSnt 6327280698 PkSnt 17469275 Kart/Dof 769 Mart/One 123	Lanc Lan/Ros Lan/OOI Lan/TRE Lan/Mar	o Count tart lo	eri	0
BytesRev 6327084034 PhRev 17462507 Rev/EcAUrid 0 Rev/SizeFilter 0 Rev/SrcMCA 0	tatus 01-ACG-1989 19:40: Kmt Counters BytesSnt 6327280698 PkSnt 17465275 Kmt/Dof 769 Kmt/One 123 Kmt/Mul 132	Lanc Lan/Ros Lan/TOS Lan/TRE Lan/Mer Lan Tz/	o Count tart lo off Rz	GE()	0
Bytesker 6927084034 Phker 17462507 Rev/Eckurid 0 Rev/SizeFilter 0 Rev/Srckec 0 Mise/Cnt1 0	tatus 01-ACG-1989 19:40: Mart Counters BytesSnt 6327280698 PkSnt 17469275 Kart/Dof 769 Mart/One 123	Lanc Lan/Ros Lan/OOI Lan/TRE Lan/Mar	o Count tart lo off Rz	GE()	0
Rev Counters	tatus 01-ACG-1989 19:40: Kmt Counters BytesSnt 6327280698 PkSnt 17465275 Kmt/Dof 769 Kmt/One 123 Kmt/Mul 132	Lant Lan/Ras Lan/Of Lan/TR Lan/TR Lan TI/ Rav/Buf Rav/Hos	o Count tart lo eff Rz for	eris	0
Bytesker 6927084034 Phker 17462507 Rev/Eckurid 0 Rev/SizeFilter 0 Rev/Srckec 0 Mise/Cnt1 0	tatus 01-ACG-1989 19:40: Kmt Counters BytesSnt 6327280698 PkSnt 17465275 Kmt/Dof 169 Rmt/Ono 123 Kmt/Mul 132 Kmt/Rtry 0	Lant Lan/Ras Lan/Of Lan/TR Lan/TR Lan TI/ Rav/Buf Rav/Hos	o Count tart lo eff Rz	eris	0
Bytesker 6327084034 PhRev 17462507 Rev/Beckurfd 0 Rev/SizeFilter 0 Rev/SrcMCA 0 Mise/Cnt1 0 Rev/Invalid 0 Rev/Short802 0 Rev/Long802 0	tatus 01-ACG-1989 19:40:  Kart Counters  Bytessnt 6327280690 PkSnt 17469275 Kart/Dof 769 Kart/One 123 Kart/Nul 132 Kart/Rtry 0 Nut/LCar 0	Lant Lan/Ras Lan/Of Lan/TR Lan/TR Lan TI/ Rav/Buf Rav/Hos	o Count tart lo eff far for	OF3	0
BytesRev 6327084034 BytesRev 17462507 Rev/Belaurid 0 Rev/SizeFilter 0 Rev/SrcMCA 0 Mise/Cntl 0 Rev/Invalid 0 Rev/Short802 0 Rev/Long802 0	tatus 01-ACG-1989 19:40:  Ret Counters  BytosSnt	Lant Lan/Ras Lan/TRI Lan/Mar Lan TI/ Rov/Buf Rav/Hos Misc	o Count tart lo off far for To Counte	eri	0
Rev Counters	tatus 01-ACG-1989 19:40:  Ret Counters  BytosSnt	Lang Lan/Ras Lan/TR Lan/TR Lan Tr/ Rov/Buf Rov/Hos Hiss Err/Hos Exr/Hose	o Count tart lo off far for To counte tafor	eri	0
ByteaRev 6327084034 PRRev 17462507 Rev/Becaurid 0 Rev/SizeFilter 0 Rev/SrcMCA 0 Misc/Cnt1 0 Rev/Invalid 0 Rev/Short802 0 Rev/Hong802 0 Rev/Hissed 0	tatus 01-ACG-1989 19:40:  What Counters  BytosSnt 6327280698 PkSnt 17468275 What/Dos 769 What/One 123 What/Naul 132 What/Mary 0 What/LCar 0 What/LCoi 0 What/LCoi 0 What/LCoi 0 What/LCoi 0	Lanc Lan/Ras Lan/TOT Lan/TRX Lan/Har Lan TI/ Rov/Buf Rov/Hos Hiso Ex/Hor RX/Kutr	o Count tart lo er for TO Counte tafer buf	GEG	0
ByteaRev 6327084034 PhRev 17462507 Rev/ECAUrgd 0 Rev/SizeFilter 0 Rev/SrcMCA 0 Hiea/Cnt1 0 Rev/Invalid 0 Rev/Short802 0 Rev/Long802 0 Rev/Elised 0 Rev/Dor 0	tatus 01-ACG-1989 19:40:  Kart Counters BytesSnt	Lanc Lan/Ras Lan/TOT Lan/TRX Lan/Har Lan TI/ Rov/Buf Rov/Hos Hiso Ex/Hor RX/Kutr	o Count tart lo off fer fer for for for for for for for for for for	COF(3	0
ByteaRev 6327084034 PhRev 17462507 Rev/ECAUrfd 0 Rev/SizeFilter 0 Rev/SrcMCA 0 Hies/Cnt1 0 Rev/Invalid 0 Rev/Invalid 0 Rev/Short802 0 Rev/Long802 0 Rev/Long802 0 Rev/Hissed 0 Rev/Hissed 0 Rev/Hissed 0	tatus 01-ACG-1989 19:40:  Kart Counters  BytesSnt	Lanc Lan/Ras Lan/Of Lan/Har Lan TI/ Rov/Buf Rov/Hos Misc Er/Hos EX/Hat Fror Data	o Count tart lo eff for for for for for for for	COF(3	0 0 0 0
BytesRev 6927084034 PhRev 17462507 Rev/ECAUrfd 0 Rev/BizeFilter 0 Rev/SrcHCA 0 Mise/Cnt1 0 Rev/Invalid 0 Rev/Invalid 0 Rev/Short602 0 Rev/Long802 0 Rev/Long802 0 Rev/Missed 0 Rev/BorchCA 0 Rev/BorchCA 0 Rev/BorchCA 0 Rev/Stala 0	tatus 01-ACG-1989 19:40:  Ret Counters  Bytossnt	Lanc Lan/Ras Lan/TO! Lan/Her Lan Tz/ Rev/Bu! Rev/Hos Misc Err/Hos Ex/Hose Ex/Kuts ror Data LCol at	o Count tart lo eff for for for for for for for	COF(3	0 0 0 0
BytesRev 6327084034 PhRev 17462507 Rev/Belaurid 0 Rev/SizeFilter 0 Rev/SrcMCA 0 Mise/Cnt1 0 Rev/Invalid 0 Rev/Invalid 0 Rev/Long802 0 Rev/Long802 0 Rev/Belaurid 0 Rev/Stele 0	tatus 01-A0G-1989 19:40:  What Counters	Lanc Lan/Ras Lan/TO! Lan/Her Lan Tz/ Rev/Bu! Rev/Hos Misc Err/Hos Ex/Hose Ex/Kuts ror Data LCol at	o Count tart lo eff for for for for for for for	COF(3	0 0 0 0
BytesRev 6327084034 PHRGV 17462507 Rev/BCAUrfd 0 Rev/SizeFilter 0 Rev/SrcMCA 0 Mise/Cnt1 0 Rev/Invalid 0 Rev/Invalid 0 Rev/Long802 0 Rev/Long802 0 Rev/MorevMf 0 Rev/SterMc 0 Rev/Cro+Fremc 0	tatus 01-ACG-1989 19:40:  Amt Counters	Lanc Lan/Ras Lan/Of Lan/Her Lan Tz/ Rev/Buf Rev/Hos Misc Er/Hos Ex/Hose Ex/Kuts ror Data LCol at	o Count tart lo eff for for for for for for for	COF(3	0 0 0 0
BytesRev 6327084034 PhRev 17462507 Rev/Belaurid 0 Rev/SizeFilter 0 Rev/SrcMCA 0 Mise/Cnt1 0 Rev/Invalid 0 Rev/Invalid 0 Rev/Long802 0 Rev/Long802 0 Rev/Belaurid 0 Rev/Belaurid 0 Rev/Dor 0 Rev/Stale 0	tatus 01-A0G-1989 19:40:  What Counters	Lance Lan/Rass Lan/Took Lan/Took Lan/Took Lan/Hos Misc Ex/Hos RX/Hos RX/Hos RX/Hos RX/Hos RX/Hos RX/Hos RX/Hos LCol at CTst at	o Count tart lo for for TP Counte txfor Suf mgFull	OF6	0 0 0 0

GSF\_1863\_89\_MP8

Figure 5-1 DEMNA Status Screens

Table 5-4 DEMNA Status and Status/Interval Screens—Parameter Definitions

Parameter	Description
Ethernot address	DEMNA's actual physical address (APA)
Date and time	current date and time
Uptime	time since the DEMNA was last reset
NI Statistics	
Bytes/Pk	average number of bytes per packet (transmit or receive) during the last 3 seconds
Bytes/Xmt	average number of bytes per transmit packet during the last 3 seconds
Bytes/Rcv	average number of bytes per receive packet during the last 3 seconds
Pk/Sec	number of packets transmitted and received per second during the last 3 seconds
Xmt/Sec	number of packets transmitted per second during the last 3 seconds
Rcv/Sec	number of packets received per second during the last 3 seconds
MBaudRate	megabaud rate for the DEMNA (transmit plus receive) during the last 3 seconds
Interrupts	number of DEMNA-generated interrupts (both error and port interrupts)
Interrupts/sec	number of DEMNA-generated interrupt that occurred during the lest 3 seconds

Table 5-4 (Cont.) DEMNA Status and Status/Interval Screens-**Parameter Definitions** 

Perametor	Description	
Total NI Traffic		
Bytes/Pk	everage number of bytes per packet on the network during the last 3 seconds	
Pk/Sec	average number of packets per second on the network during the last 3 seconds	
ThieNI	percentage of network bandwidth consumed by DEMNA-related traffic during the last 3 seconds	
Other	percentage of network bandwidth consumed by traffic related to other nodes during the last 3 seconds	
TotBaud	percentage of network bandwidth consumed by all nodes during the last 3 seconds (sum of ThisNI and Other)	

Table 5-4 (Cont.) DEMNA Status and Status/Interval Screens— Parameter Definitions

Parameter	Description	
NI Counters		
ByteeRcv	number of user data bytes received without error	
	Does not include header or CRC bytes.	
BytesSnt	number of user data bytes transmitted without error	
	Does not include header or CRC bytes.	
MBytesRcv	number of user data bytes in multicast packets received without error	
	Does not include header or CRC bytes.	
MBytesSnt	number of user data bytes in multicast packets transmitted without error	
	Does not include header or CRC bytes.	

Table 5-4 (Com.)	DEMNA Status and Status/Interval Screens—
	Parameter Definitions

Parameter	Description
NI Counters	
PkSnt	number of packets transmitted without error
	This number includes:
	<ul> <li>Xmt/Def—packets successfully sent after transmission was deferred because of Ethernet traffic</li> </ul>
	<ul> <li>Xmt/One—packets transmitted without error after a single collision-and-backoff sequence</li> </ul>
	<ul> <li>Xmt/Mul—packets transmitted on the third or subsequent attempt</li> </ul>
PkRev	number of packets received without error
MPkSnt	number of multicast packets transmitted without error
	This number includes:
	<ul> <li>Xmt/Def—packets successfully sent after transmission was deferred because of Ethernet traffic</li> </ul>
	<ul> <li>Xmt/One—packets transmitted without error after a single collision-and-backoff sequence</li> </ul>
	<ul> <li>Xmt/Mul—packets transmitted on the third or subsequent attempt</li> </ul>
MPkRcv	number of multicast packets received without error

Table 5-4 (Cont.) DEMNA Status and Status/Interval Screens— Parameter Definitions

Paramotor	Description
Error Summary	
Xmt/Wire	sum of the following transmit errors:
	<ul> <li>Maximum number of retries exceeded (Rtry)</li> </ul>
	• Lost carrier (LCar)
	• Late collision (LCol)
	<ul> <li>Maximum length exceeded (MLen)</li> </ul>
	• Collision check test (CTest)
	• Transmit timeout (Timeout)
Rcv/Wire	sum of the following receive errors:
	• CRC error (Crc)
	• Framing error (Frame)
	• Maximum length exceeded (MLen)
	• Invalid (Invalid)
Rcv/Validation	number of receive packets that had one or more filtering/validation errors
Rcv/NoBuffers	number of receive packets discarded due to one or more resource errors

Table 5-4 (Cont.) DEMNA Status and Status/Interval Screens-Parameter Definitions

Parameter	Description
Process Statistics	
Null	percentage of CVAX time used by the kernel or scheduler, or both in the last 3 seconds
Port	percentage of CVAX time used by the Port firmware process in the last 3 seconds
Xmt-Ln	percentage of CVAX time used by the LanceXmt firmware process in the last 3 seconds
Xmt-Hs	percentage of CVAX time used by the HostXmt firmware process in the last 3 seconds
Rcv-Ln	percentage of CVAX time used by the LanceRcv firmware process in the last 3 seconds
Rcv-He	percentage of CVAX time used by the HostRcv irmware process in the last 3 seconds
Cmd-He	percentage of CVAX time used by the Command firmware process in the last 3 seconds
Mon	percentage of CVAX time used by the Monitor firmware process in the last 3 seconds
Cons	percentage of CVAX time used the Console firmware process in the last 3 seconds
Buffers in Use	
Rev	number of DEMNA-internal receive buffers in use during the last 3 seconds
Xınt	number of DEMNA-internal transmit buffers in use during the last 3 seconds

Table 5–4 (Cont.) DEMNA Status and Status/Interval Screens— Parameter Definitions

Parameter	Description
XNA Bus	
LANCE	percentage of total XNA memory bus traffic generated by the LANCE in the last 3 seconds
XNAGA	percentage of total XNA memory bus traffic generated by the DEMNA gate array in the last 3 seconds
XMI	
0 F	percentage of existing XMI bus traffic generated by the XMI node (0–F) in the last 3 seconds

Table 5-5 DEMNA Status/Error Screen—Parameter Definitions

Parameter	Description
Ethernet Address	DEMNA's actual physical address (APA)
Date and Time	current date and time
Uptime	time since the DEMNA was last reset

Table 5-5 (Cont.) DEMNA Status/Error Screen—Parameter Definitions

Parameter	Description
Rcv Counters	
BytesRcv	number of user data bytes received without error
	Does not include header or CRC bytes.
PkRcv	number of packets received without error
Rcv/MCAUrfd	number of multicast packets discarded because the packet's user designator was not enabled for any of the users defined to the port
SizeFilter	number of receive packets longer than the maximum size requested by the destination user
Rev/SrcMCA	number of packets received with multicast source addresses
Misc/Cnt1	Miscellaneous counter 1 (reserved for future use)
Rcv/Invalid	number of 802 receive packets that were too short to determine anything from
Rcv/Short802	number of 802 packets whose length was shorter than what was stated in the Length field
Rcv/Long802	number of 802 packets whose length was longer than what was stated in the Length field
Rcv/Missed	number of times the LANCE reported a missed error
Rcv/Dor	number of receive packets discarded by the firmware because the DEMNA was unable to keep up with the data rate
NoRevBuf	number of times the port looked for, but did not obtain, a system buffer
Rcv/Stale	number of receive packets discarded because a system buffer was unavailable
Rev/Ubua	number of receive packets discarded because a user buffer was unavailable

Table 5-5 (Cont.) DEMNA Status/Error Screen—Parameter Definitions

Parameter	Description
Rev Counters	
Rcv/Sbua	number of receive packets discarded by the firmware because a system buffer was unavailable
Rcv/Crc+Frame	number of receive packets that had either a CRC error or a framing error
Rcv/MLen	number of Ethernet receive packets whose length is longer than 1518 bytes
Rev/Urfd	number of nonmulticast receive packets discarded because the user designator was not recognized by the port

Table 5-5 (Cont.) DEMNA Status/Error Screen—Parameter Definitions

Parameter	Description	
Amt Counters		
BytesSnt	number of user data bytes transmitted without error	
	Does not include header of CRC bytes.	
PkSnt	number of packets transmitted without error	
	This number includes:	
	• Xmt/Def	
	• Xmt/One	
	• Xmt/Mul	
Xmt/Def	number of packets transmitted without error after transmission is delayed once	
Xmt/One	number of packets transmitted without error after a single collision-and-backoff sequence	
Xmt/Mul	number of packets transmitted without error after more than one collision-and-backoff sequence	
Xmt/Rtry	number of packets not transmitted because the maximum (16) transmission retries was exceeded	
Xmt/LCar	number of packets that failed transmission because the LANCE did not detect the carrier during transmission	
Xmt/LCol	number of packets that failed transmission because of a late collision	
Xmt/MLen	number of packets that failed transmission because the total packet length was long than the maximum allowable size	
Xmt/CTest	number of times the Collision Detect signal was not detected by the LANCE	
Xmt/Timeout	number of times the LANCE failed to complete transmission of a packet with 800 milliseconds	

Table 5-5 (Cont.) DEI	VINA Status/Error Screen—Parameter Definitions
Parameter	Description
LANCE Counters	
Lan/Restart	number of times the DEMNA firmware restarted the LANCE
LAN/UOfio	number of transmit underflow error pule the number of receive overflow error detected by the LANCE
Lan/TRxoff	number of times the firmware noticed the LANCE transceiver or receiver was turned off when it should have been turned on
Lan/Morr	number of memory errors detected by the LANCE
Lan/TaRx	number of nonloopback receive packets whose source address is the same as the DEMNA's actual physical address (APA)
Rcv/Buffer	number of times the LANCE reports a buffer error in a receive buffer descriptor
Lan/NoSTP	number of buffer descriptors that did not have a start-of-packet indicator
Miscellaneous Counter	
Err/HostXfer	number of transfer errors that occurred during a transfer to or a transfer from host memory
RX/NoRxBuf	number of packets not transmitted in response to a MOP or loopback message because no LANCE transmit buffers were available
RX/XmtRngFull	number of packets not transmitted in response to a MOP or loopback message because no LANCE transmit ring entries were available

Table 5–5 (Cont.) DEMNA Status/Error Screen—Parameter Definitions

Parameter	Description	
Saved Error Data		
Rtry at	date and time at which the last Xmt/Rtry error occurred	
LCar at	date and time at which the last Xmt/LCar error occurred	
Sbua at	date and time at which the last Rcv/Sbua error eccurred	
Crc at	date and time at which the last Rcv/Crc error occurred	
	The "Crc at" field records all bad-CRC packets even those not addressed to the DEMNA.	
	The Rcv/Crc+Frame counter records only packets addressed to the DEMNA.	
Men at	date and time at which the last Rcv/Mlen error occurred	
Urfd at	date and time at which the last Rcv/Urfd error occurred	
LCol at	date and time at which the last Xmt/L/Col error occurred	
CTst at	date and time at which the last Amt/CTst error occurred	

## 5.7 DEMNA NETWORK SCREEN

#### Network Screen

-- 08-00-28-00-00-01 -- Watwork -- 01-ADG-1989 10:50:45 --

	- 21	999996 us	969	7.49 MI	00:00:0	s 1.5	96 WI
•	Tear	Pks/Sec	Dyt/Dk	emi-cue	Packets	Dytes(k)	tor-ind
•	~~~~						
2	60-07 Nisca	320	211	6.99	1959	49	1.10
2	60-03 Decnet	70	155	1.04	424	9	0.29
3	60-04 Lat	20	106	0.29	109	2	0.00
4	60-02 MapRC	14	94	0.19	95	1	0.00
9	80-37 LTM	0	1490	0.04	2	ō	0.00
6	08-00 IP	1	98	0.00	3	Ö	0.00
0	Fedas	9ks/Sec	Byt/Pk	WI-Cur	Packets	Bytes(k)	Sot-Ind
-	<i><b>©</b> </i>						
1	11.111	122	412	4.20	796	10	0.99
2	11.112	119	413	4.34	754	10	0.99
3	AB-00-03-00-00-01	20	230	0.69	171	Ü	0.00
4	11.113	37	143	0.54	216	0	0.19
5	11.114	43	94	0.49	254	0	0.10
6	11.119	39	99	0.49	246	0	0.19
7	11.116	13	161	0.24	41	o	0.08

GSF\_1964\_89\_MP8


Figure 5-2 DEMNA Network Screen

Table 5-6 DEMNA Natwork Screen—Parameter Definitions

Parameter	Description		
Ethernet address	DEMNA's actual physical address (APA)		
Date and time	current date and time		
usecs	length of the last interval for which the following network parameter were recorded:		
	• Pks/Sec		
	• Byt/Pk		
	• %NI-Cur		
% NI	percentage of maximum Ethernet bandwidth consumed by all nodes on the network during the last interval		

Table 5-6 (Cont.) DEMNA Network Screen—Parameter Definitions

Parameter	Description			
Time	cumulative time (in seconds) for which the following network parameters were recorded			
	• Packets			
	Bytes (k)			
	• %NI-Tot			
	User column:			
	six network users that generated the most network traffic during the last recorded interval			
	Nodes column:			
	seven nodes that generated the most network traffic during the last recorded interval			
1.Jeer	user designator for the six most active network users			
Nodos	DECnet address or Ethernet address for the seven most active network nodes			
Pks/Sec	average number of packets transmitted or received per second (per user or per node)			
Byt/Pk	average number of bytes transmitted or received per user or per mode			
%NI-Cur	percentage of maximum Ethernet bandwidth consumed by each user or by each node on the network (timing interval determined by the usecs field)			
Packets	cumulative number of packets transmitted or received per user or per node			
Bytes (k)	cumulative number of kilobytes transmitted or received per user or per node			
sdT-IN&	percentage of maximum Ethernet bandwidth consumed by each user or each node (timing interval indicated by the Time field)			



## **DEMNA Adapter Registers**

#### **6.1 INTRODUCTION**

This chapter overviews the DEMNA register structure. Included in the chapter are:

- Lists of the DEMNA registers:
  - XMI architecture
  - Port specific, XMI visible
  - Port specific, node-private
- Register bit maps
- Descriptions of selected registers

This chapter is a quick reference to DEMNA register information. Refer to the DEC LANcontroller 400 Technical Manual for detailed descriptions of all registers.

## **6.2 REGISTER TYPES**

Table 6-1 DEMNA XMI Visible Registers

Macmonic	Officet <sup>1</sup>	Name		
IMI Architecture				
XDEV	00000	XMI device type register		
XBER	00004	XMI bus error register		
XFADR	00008	XMI failing address register		
XCOMM	00010	XMI communications register		
XFAER	0002C	XMI failing address extension register		
DEFINA Por	t Specific			
XDP1	00100	Port data register 1		
XDP2	00104	Port data register 2		
XDPST	00108	Port status register		
XPUD	0010C	Port power-up diagnostic register		
XPCI	00110	Port control initialization register		
XPCP	00114	Port control poll register		
XPCS	00118	Port control shutdown register		

Table 6-2	DEMNA Node-Private Registers
Mramonic	Name
Gate Array	Registers
GACSR	Gate array control and status register
GAHIR	Gate array host interrupt register
GAIVR	Gate array IDENT vector register
GAI MR	Gate array timer register
Datamove	Registers
DMPORn	Datamove port address register (n=0 to 3)
DMCSRn	Datamove control and status register (n=0 to 3)
<b>DMXMI</b> n	Datamove XMI address register (n=0 to 3)
DMNPAn	Datamove next page address register (n=0 to 3)
Peek Regi	sters
PKXMILn	Peek XMI low address register (n=0 or 1)
PKXMIHn	Peek XMI high address register (n=0 or 1)
PKDATAn	Peek data A register (n=0 or 1)
PKDATBn	Peek data B register (n=0 or 1)

#### NOTE

Table 6-2 only lists the node-private registers which are included in the DEMNA non-fatal error blocks. Refer to the DEC LANcontroller 400 Technical Manual for information on error reporting and the non-fatal error blocks.

### 6.3 REGISTER BIT DESCRIPTION CONVENTIONS

In the register description tables that follow, the access type of the bit(s) being described is denoted by a mnemonic enclosed in parentheses after the bit field name. The bit access codes are as follows:

Code	Indication
0	Bit(s) initialized to logic 0
1	Bit(s) initialized to logic 1
RO	Read-only
R/W	Read/write
R/W1C	Read/Write-1-to-clear
U	Undefined

#### **6.4 XMI ARCHITECTURE REGISTERS**

The following registers must be present in the node to support the XMI bus architecture. These registers all reside in the DEMNA gate array.

## 6.4.1 XMI Device Register (XDEV, bb+0000)

31	16 15	00
Device Revision	Devic	е Туре


GSF-RC1000-XNA02-PSA

Bit(e)	Name/Description
31:16	Device revision (RO, 0)
	Identifies the DEMNA hardware and EEPROM firmware revision levels. A zero value indicates an uninitialized node.
	The high-order byte of the field is the hardware revision. The low-order byte is the EEPROM firmware revision.
31:23	Hardware revision (RO, 0)
	Encoded with a value which represents the letter code of the hardware revision level. The encoding for the first ten revisions are as follows. Note that letter codes "G", "I", and "O" are not used:

Value Revision 01 A 02 B 03  $\mathbf{C}$ D 04 E 05 F 06 08 H J 0A 0B K 0CL

Bit(s)	Name/Description			
24:16	EEPROM f. mware revision level (RO, 0)			
	Value	Revision		
	01	01		
	02	02		
	03	03		
	08	08		
	09	09		
	0A	10		
15:00	Device type (RO, 0)			
		MNA device type is 0C03. A zero value indicates an lized node.		

### 6.4.2 XMI Bus Error Register (XBER, bb+0004)



99F-901099-214601-PEA

Bit(e)	Name/Description
31	Error summary (RO, 0)
	Logical "OR" of the error bits in the register.
30	Node reset (R/W, 0)
	When set by the host, initiates a power-up reset which is similar to a

power-up caus ad by XMI DC LO.


When NRST is set, the DEMNA executes its self-tests and asserts XMI BAD until the self-tests pass. Other nodes cannot access the DEMNA, and the DEMNA will not access other nodes, until self-tests pass or the maximum self-test time is exceeded.

NRST is cleared on a power-up caused by XMI DC LO, but remains set if the host issued a node reset. The bit remains set in this case to indicate to the DEMNA CVAX that the host issued a node reset. DEMNA firmware clears the bit once the node reset has completed.

Bit(s)	Name/Description
29	Node halt (R/W, 0)
	Set by the host to force the DEMNA to execute its half sequence and enter a quiet state. When the host clears NHALT, the DEMNA executes its restart sequence, which is similar to a power-up except that self-tests are not performed.
28	XMI bad (R/W, 1)
	Reflects the state of self-test fail (bit <10>) and drives the XMI BAD line. When STF is set, indicating that the DEMNA has not passed self-test, the DEMNA sets XBAD and asserts XMI BAD. When STF is cleared, the DEMNA clears XBAD and deasserts XMI BAD.
27	Corrected confirmation (R/W1C, 0)
	Set if the DEMNA detected a single-bit CNF error. Single-bit CNF errors are automatically corrected by the XCLOCK chip.
26:24	Not implemented, reads of these bits return a zero.
23	Parity error (R/W1C, 0)
	Set if the DEMNA detected a parity error on an XMI cycle. The cycle need not have been directed to the DEMNA.
22	Write sequence error (R/W1C, 0)
	Set if the DEMNA detected missing data cycles on a write transaction to the DEMNA.
21	Read/IDENT data NoAcK (R/W1C, 0)
	Set if a DEMNA initiated Read or IDENT data cycle received a NoAck confirmation.
20	Write data NoAc't (R/W1C, 0)
	Set if a DEMNA initiated Write data cycle received a NoAck confirmation.
19	Corrected read data (R/W1C, 0)
	Set if the DEMNA received a CRDn read response.
18	No read response (R/W1C, 0)
	Set if a DEMNA initiated transaction failed due to a read respon-

Bit(s)	Name/Description				
17	Read sequence error (R/W1C, 0)				
	Set if a DEMNA initiated transaction failed due to a read sequence error.				
16	Read error response (R/W1C, 0)				
	Set if the DEMNA received a read error response.				
15	Command NoAck (R/W1C, 0)				
	Set if a DEMNA initiated C/A cycle received repeated NoAck confirmations for the duration of the timeout period. CNAK can result from a reference to nonexistent memory or a C/A cycle parity error and is set only if repeated attempts fail.				
14	Reserved, must be zero.				
13	Transaction timeout (R/W1C, 0)				
	Set if a DEMNA initiated transaction did not complete within the timeout period.				
12:11	Not implemented. Reads of these bits return a zero.				
10	Seft-test fail (R/W1C, 1)				
	Set during a power-up or node rest until the DEMNA passes self-test.  Cleared when the DEMNA passes self-test.				
9:4	Failing commander ID (RO, 0)				
	Logs the commander ID of a failed transaction. FCID is logged if any of the bits <20,18:13> is set.				
3	Not implemented. Reads of this bit return a zero.				
2	Disable XMI timeout (RW, 0)				
	When set, disables the DEMNA's reporting of NRR or TTO if retries are disabled.				
1	Enable MORE protocol (RW, 0)				
	When set, allows the DEMNA to set the MORE bit (XMI D <59>) during the C/A cycle of a data transfer transaction. When clear, inhibits the DEMNA from setting MORE.				
0	Reserved, must be zero.				

## 6.4.3 XMI Failing Address Register (XFADR, bb+0008)



G8F\_1/39\_89.DG

Bit(e)	Name/Description
31:30	Failing length (RO, 0)
	Logs the value of XMI D $<31:30>$ (length field) during the C/A cycle of a failed transaction.
	FLN is loaded on every C/A cycle issued by the DEMNA and is locked if all retries of the transaction fail. The field is unlocked when the error that caused the lock is cleared.
29:0	Failing address (RO, 0)

Logs the value of XMI D <29:00> (address field) during the C/A cycle of a failing transaction.


The failing address is leaded on every C/A cycle issued by the DEMNA and is locked if all retries of the transaction fail. The field is unlocked when the error that caused the lock is cleared.

On systems with 30-bit addressing, XMI D <29:00> are equal to addess bits <29:00>. On systems with 40-bit addressing, the XMI D bits are encoded as follows:

XMI D Bit(e)	Address Bits
57:48	38:29
29	39
28:00	28:00

addressing.

## 6.4.4 XMI Communication Register (XCOMM, bb+00010)



GSF-RC1000-XNA03-PSA

Bit(s)	Name/Description				
31	Busy out (R/W)				
	When set, indicates that the CHAROUT field contains a character that has not yet been read by the host. The host clears the bit after reading the CHAROUT field.				
30:28	Reserved, bits must be zeros.				
27:24	Node ID out (R/W)				
	Written with the XMI node ID of the slot in which the DEMNA is plugged. Indicates the CHAROUT field is from the DEMNA.				
23:16	Character out (R/W)				
	Contains the character sent by the DEMNA to the host.				
15	Busy in (R/W)				
	When set, indicates that the CHARIN field contains a character that has not yet been read by the DEMNA. The DEMNA clears this bit after reading the CHARIN field.				
14:12	Reserved, bits must be zeros.				
11:08	Node ID in (R/W)				
	Contains the XMI node ID of the node that wrote the data in the CHARIN field.				
07:00	Character in (R/W)				
	Contains the character sent by the host to the DEMNA.				

#### Using XCOMM to Read the DEMNA Default Physical Address

- 1. Deposit FFFFFFFF into XCOMM. Examine register to obtain bytes 0 to 3 of the DPA.
- 2. Deposit FFFFFFE into XCOMM. Examine register to obtain bytes 4 and 5 of the DPA.

#### Default Physical Address

	31 24	23 16	15 08	07 00
1st Register Read	Byte 3	Byte 2	Byte 1	Byte 0
2nd Register Read	0	0	Byte 5	Byte 4

GSF-RC1000-XNA21-PSA

#### Using XCOMM to Read the DEMNA Module Serial Number

- 1. Deposit FFFFFFD into XCOMM. Examine register to obtain serial number bytes 0 to 3.
- 2. Deposit FFFFFFC into XCOMM. Examine register to obtain serial number bytes 4 to 7.
- 3. Deposit FFFFFFB into XCOMM. Examine register to obtain serial number bytes 8 to 11.

#### Module Serial Number Bytes

	31 24	23 16	15 08	07 00
1st Register Read	Byte 3	Byte 2	Byte 1	Byte 0
2nd Register Read	Byte 7	Byte 6	Byte 5	Byte 4
3rd Register Read	Byte 11	Byte 10	Byte 9	Byte 8

GSF-RC1000-XNA22-PSA

#### Using XCOMM to invalidate the EEPROM

- Deposit FFFFFFA into XCOMM, then read register.
- 2. If XCOMM contains all zeros, EEPROM is invalidated.

#### Using XCOMM to Clear the EEPROM History Data

- Deposit FFFFFFF9 into XCOMM, then read register.
- 2. If XCOMM contains all zeros, error history is erased.

#### Using XCOMM to Read EEPROM History Data

History data (256 longwords) can be read from the EEPROM. one longword at a time. The offsets of history data longwords 0 through 255 are encoded with hexidecimal numbers -8 through -107 (FFFFFF8 to FFFFEF9), respectively. To read a longword of history data:

- Deposit encoded offset value into XCOMM
- Examine XCOMM

For example, to read history data longword 0, deposit FFFFFF8 (-8 in hex) into the XCOMM; to read longword 255, deposit FFFFEF9 (-107 in hex).

## 6.4.5 XMI Falling Address Extension Register (XFAER, bb+002C)

31	_		26			3 15 00	•
	CMD	(	Ò	XMI	Address[38:29]	MASK[15:00]	HAN SAMONA STATE OF THE SA

G8F\_1740\_89.DG

Bit(e)	Name/Description
31:28	Failing command (RO, 0)
	Logs XMI D<63:60> (command field) during the C/A cycle of a failed transaction.
	The field is loaded on every C/A cycle issued by the DEMNA and is locked if all retries of the transaction fail. The field is unlocked when the error that caused the lock is cleared.

#### 27:26 Received, bits must be zero.

#### 25:16 Failing address extension (RO, 0)

Logs XMI D <57:48> (extended address field) during the C/A cycle of a failed XMI transaction or bits <38:29> of the address specified in a DMA read or write transaction.

The failing address extension is loaded on every C/A cycle issued by the DEMNA and is locked if all retries of the transaction fail. The field is unlocked when the error that caused the lock is cleared.

On systems with 40-bit addressing, XMI D <57:48> are the extended XMI address bits. On these systems, the XMI D bits are encoded as follows:

IMI D <57:00>	Address Bits
57: <b>48</b>	39:29
29	39
28:00	28:00

Bit(o)	Name/Description
15:0	Failing mask (RO, 0)
	Logs XMI D <47:32> (mask field) during the C/A cycle of a failed transaction or the write mask for DMA writes. The field is undefined for other transactions.
	Failing Mask is loaded on every C/A cycle issued by the DEMNA and is locked if all retries of the transaction fail. The field is unlocked when the error that caused the lock is cleared.

## 6.5 PORT SPECIFIC, XMI VISIBLE REGISTERS

The following registers are required to communicate with the port driver. These registers all reside in the DEMNA gate array.

# 6.5.1 Port Data Registers (XPD1, bb+00100; XPD2, bb+00104)

XPD1 and XPD2 are accessed by the port and the port driver during the following information transfers:

- Port Data Block (PDB) Base Address
- Ring Release Counter
- Default Ethernet Address
- Port Error Data

#### Port Data Block Base Address Transfer

	31	08	07	00
XPD2	Os		PDBA	<39:32>

GSF-RC1000-XNA04-P8A

Register	Contents
XPD1	Port data block physical base address bits <31:00>
XPD2	Port cata block physical base address bits <39:32>

#### Ring Release Counter Transfer

	31 00
XPD1	Undefined
	31 00
XPD2	Ring Release Counter

GSF-RC1000-XNA05-PSA

Reginter	Contents
XPD1	Undefined
XPD2	Value which indicates the total number of commands and receive ring entries processed by the port driver since the port was last initialized. (The ring release count is always one less than the actual number of ring entries processed.)

#### Default Ethernet Address Transfer


	31	00
XPD1	Ethernet A	dress <31:00>
	31	6 15 00
XPD2	Undefined	Ethernet Address <47:32>

GSF-RC1000-XNA06-PSA

Register	Contents
XPD1	Bits <31:00> of the DEMNA's default (MAC) Ethernet address. Written by the port after power-up, node reset, or node halt/restart.
XPD2	Bits <47:32> of the DEMNA's default (MAC) Ethernet address. Writen by the port after power-up, node reset, or node halt/restart.

#### 6-18 DEMNA Adapter Registers

#### Port Error Data Transfer



GSF-RC1000-XNA07-P8A

Register	Contents
XPD1	Written with one of thres values depending on the error type when a fatal port error is detected:
	• Invalid Port Data Block field address
	• Firmware PC
	• Current ring offset
	For some errors (XPST state qualifier field equal to 2, 3, 5, 6, or 7), XPD1 may contain information from a previous write.
XPD2	Value which indicates the total number of command and receive ring entries the port driver processed since the port was last initialized.
	When XPD1 contains an invalid PDB field address, XPD2 .s undefined. When XPD1 contains the firmware PC or the current ring offset, XPD2 contains the ring release counter.

## 6.5.2 Port Status Register (XPS), bb+00108)

31	09 07	00
State Qualifier	State	

GSF-RC1000-XNA08-PSA

Bit(s)	Name/Description				
31:08	State Qu	ıalifler			
	Indicate	s the reason the port is in its current state.			
	See the entries following this table.				
07:00	State				
	Indicate	s the current port state.			
	Code	State			
	0	Recetting			
		DEMNA is executing its power-up or node halt/restart sequence.			
	1	Uninitialized			
		DEMNA has completed its reset, power-up, node halt/restart, or shutdown sequence.			
	2	Initialized			
		DEMNA is in its normal operating mode.			

The following tables list the state qualifier codes and the contents of the XPD1 and XPD2 registers corresponding to each code.

### 6-20 DEMNA Adapter Registers

### After Power-up or Node Reset

Code	Meaning	Port State	xpst	XPD1/XPD2
0	No error	Uninitialized	00000001	MAC address
1	Self-test failed	Uninitialized	00000101	MAC address

### After Node Halt


Code	Meaning	Port State	xpst	XPD1/XPD2
0	Halt/Restart complete	Uninitialized	00000001	MAC address
19	Halt/Restart in progress	Resetting	00000D00	Unchanged

### After Port Node Initialization

Code	Meaning	Port State	xpst	XPD1/XPD2
0	Initialization succeeded	Initialized	00000002	Unchanged
2	Initialization failed: failed self-test	Uninitialized	00000201	Unchanged
3	Initialization failed: invalid base address of Port Data Block (PDB) in XPD1 and XPD2	Uninitialized	00000301	Invalid base address of PDB
4	Initialization failed: contents of a PDB field not valid	Uninitialized	00000401	Address of invalid PDB field
5	Initialization succeeded but EEPROM contents invalid.	Uninitialized	00000502	Unchanged

Code	Meaning	Port State	near	XPD1/XPD2
7	Initialization attempted when port not in uninitialized state.	Uninitialized	00000701	Unchanged
<b>\$</b>	Invalid command ring	Uninitialized	00000801	Current ring offset (in bytes) in XPD1
9	Invalid receive ring	Uninitialized	00000901	Current ring offset (in bytes) in XPD1
10	Power failure	Uninitialized	00000A01	Firmware PC in XPD1
11	Unexpected firmware exception	Uninitialized	00000B01	Firmware PC in XPD1
12	Unrecoverable XMI failure, including memory error	Uninitialized	0000C01	Firmware PC in XPD1
14	Fatal firmware internal error occurred	Uninitialized	00000E01	Firmware PC in XPD1
15	Fatal firmware internal error - keep-alive counter error (firmware was in an infinite loop)	Uninitialized	00000F01	Firmware PC in XPD1
16	Firmware update completed	Uninitialized	00001001	Unchanged

## 6.5.3 Power-Up Diagnostic Register (XPUD, bb+010C)



G8F\_1977\_89.DG



Dit(e)	Name/Description
19	XNADAL timeout logic (RO, 0)
	When set, indicates that the timeout logic for the gate array/XNA memory bus interface is operational.
18	Shared RAM (RO, 0)
	When set, indicates that the shared RAM is operational (passed the RAM march test).
17	Shared parity RAM (RO, 0)
	When set, indicates that the shared parity RAM is operational.
16	LANCE (RO, 0)
	When set, indicates that the LANCE chip is operational.
15	Ethernet subsystem parity (RO, 0)
	When set, indicates that the parity circuit in the Ethernet subsystem is operational.
14	XNAGA (RO, 0)
	When set, indicates that the gate array is operational.
13:06	Reserved, bits must be zeros.
5	EEPROM error history exists (RO, 0)
	When set, indicates that the EEPROM error history has one or more entries.
4	Bad diagnostic patch table (RO, 0)
	When set, indicates that the diagnostic patch table in EEPROM is invalid.
3	EPROM loaded (RO, 0)
	When set, indicates that the contents of the EPROM have been loaded into the CVAX RAM.
	The EPROM contains a subset of the EEPROM code. If the EEPROI fails self-test, the contents of the EPROM are loaded into the CVAX RAM. The EPROM code provides enough functionality for the CVAX to run diagnostics, update the EEPROM, and perform transmit and receive operations.

Bit(o)	Name/Description
2	EEPROM loaded (RO, 0)
	When set, indicates that the contents of the EEPROM have been loaded into CVAX RAM.
	The EEPROM contains the DEMNA operational firmware.
	External loopback (RO, 0)
	When set, indicates that the DEMNA is connected to a live Ethernet or to a loopback connector and that the external loopback test passed.
0	Firmware initialized (RO, 0)
	When set, indicates that the DEMNA firmware is initialized.

# 6.5.4 Port Control Initialization Register (XPCI, bb+00110)

31 00
Write Bits

GSF-RC1000-XNA09-PSA

Bit(e)	Name/Description
31:0	Write bits (WO to port driver, U to port)
	The port driver writes this register to initialize the port. The write transaction itself causes the operation to be performed; the write data are ignored.

### 6.5.5 Port Control Poll Register (XPCP, bb+00114)



GSF-RC1000-XNA09-PSA

Bit(o)	Name/Description
31:00	Write bits (WO to port driver, U to port)
	The port driver writes this register to command the port to poll the command ring for a new entry. The write transaction itself causes the operation to be performed; the write data are ignored.

### 6.5.6 Port Control Shutdown Register (XPCS, bb+00118)

31	)
Write Bits	1


GSF-RC1000-XNA09-PSA

Bit(e)	Name/Description
31:00	Write bits (WO to port driver, U to port)
	The port driver writes this register to shut down the port. The write transaction itself causes the operation to be performed; the write data are ignored.

### 6.6 NODE-PRIVATE REGISTERS

The following registers are not visible on the XMI, but are included in the DEMNA non-fatal error blocks (see the DEC LANcontroller 400 Technical Manual). Only the GACSR is described.

## 6.6.1 Gate Array Control and Status Register (GACSR)



GSF\_1681\_66.DG

Bit(e)	Name/Description
31:28	Node ID (RO)
	Physical node ID (XMI Node ID<3:0>) of the DEMNA.
27	RLockout (RO)
	Indicates the status of the XCI Receive Lockout line (1 = line asserted).
26	TLockout (RO)
	Indicates the status of the XCI Transmit Lockout line (1 = line asserted).
25	Not implemented, reads of this bit return a zero.
24	Initialize gate array (RW, 0 after reset, unaffected by INIT)
	Provides a means for resetting the DEMNA gate array without losing error information. When this bit is set, the gate array:
	• Clears its control logic
	<ul> <li>Transfers the ownership bits in the Peek and Datamove registers back to firmware ownership</li> </ul>
	<ul> <li>Clears its internal registers except for XMI and port registers</li> </ul>
	The bit is cleared when initialization is finished.
23	Reserved, must be zero
22	Disable retry on NoAcks (RW, 0 after reset, unaffected by INIT)
	When set, causes the gete array to record an error on the first NOACK received from the XMI.
21	Force read sequence error (RW, 0 after reset, unaffected by INIT)
	When set, forces GRD1 onto the XCI function lines when the gate array is the responder and returning read data. This function can be used in Loopback Peek or Datamove Read operations.

Bit(e)	Name/Description		
20	Datamove loopback buffer (RW, 0 after reset, unaffected by INIT)		
	Used in conjunction with bit <19> (Loopback Datamove) to control the action of the gate array on loopback datamove operations:		
	Loopbe	ek datamove transmits	
	Bit clear	Gate array uses the first or second quadword in Figure internal memory buffer depending on the byte offset of the datamove loopback address.	
	Bit set	Gate array uses the third or fourth quadword in the internal memory buffer depending on the byte offset of the datamove loopback address.	
	Loopba	ck datamove receives	
	Bit clear	Gate array uses the first two quadword locations in the internal memory buffer.	
	Bit set	Gate array uses the last two quadword locations in the buffer.	
19	Loopback datamove (RW, 0 after reset, unaffected by INIT)		
		ot, enables XMI loopback datamove transactions. When disables these transactions.	
18	Force be	d XMI receive parity (RW, 0 after reset, unaffected by INIT)	
		ot, disables XMI parity checking and forces bad receive parity P <2>. The parity error bit in XBER is set one cycle after is set.	
17	XPD2 re	egister written mask (R/W1C, 0 after reset, unaffected by	
	Set whe	n Port Data Register 2 (XPD2) is written by the host.	
16	XPD1 re INIT)	egister written mask (R/W1C, 0 after reset, unaffected by	
	Set whe	n Port Data Register 1 (XPD1) is written by the host.	

Bit(o)	Name/Description
15	XPCP register written mask (R/W1C, 0 after reset, unaffected by INIT)
	Set when the Port Control Poll Register (KPCP) is written by the host.
14	XPCS register written mask (R/W1C, 0 after reset, unaffected by INIT)
	Set when the Port Control Shutdown Register (XPCS) is written by the host.
13	XPCI register written mask (R/W1C, 0 after reset, unaffected by INIT)
	Set when the Port Control Initialize (XPCI) Register is written by the host.
12	XPRR register written mask (R/W1C, 0 after reset, unaffected by INIT)
	Set when the Port Ring Release (XPRR) Register is written by the host.
11	XCOMM register written mask (R/W1C, 0 after reset, unaffected by INIT)
	Set when the XMI Communications (XCOMM) Register is written by the host.
10	XMI interrupt active (R0, 0 after reset and INIT)
	Set when the DEMNA receives an ACK for an interrupt sent to the host. Bit is cleared when the DEMNA receives an IDENT.
9	Interrupt host (R/W, 0 after reset and INIT)
	Set by the firmware to initiate a host interrupt. The firmware clears the bit when interrupt processing completes by reseating the gate array.
8	Abort host interrupt (P0, 0 after reset and INIT)
	Set by the firmware to abort a host interrupt in progress. The gate array will not issue another host interrupt until the abort is completed. The firmware clear the bit after the interrupt is successfully aborted by resetting the gate array.


Bit(e)	Name/Description
7	Interrupt error (R/W1C, 0 after reset, wnaffected by INIT)
	Set if a DEMNA issued interrupt resulted in an error condition. An interrupt error can be caused by one of the following:
	Transaction timeout
	INTERRUPT command NOACKed
	<ul> <li>IDENT returned with wrong IPL</li> </ul>
	IDENT response NOACKed
6	Gate array busy (R0, 0 after reset, unaffected by INIT)
	Set when the gate array is busy processing a datamove or a peek operation. This bit is an OR of all the Ownership bits in the Datamove and Peek registers.
5:0	XMI command ID (R0)
	Logs the XMI command ID last on the XMI bus.

### 6.6.2 Gate Array Host Interrupt Register (GAHIR)

31 2	D 19 16	15 00
0	Lovel	XMI Node Mask ID


GSF-RC1000-XHA10-PSA

### 6.6.3 Ga a Array IDENT Vector Register (GAIVR)




GSF-RC1000-XNA11-PSA

## 6.6.4 Gate Array Timer Register (GATMR)




GSF-RC1000-XNA12-PSA

## 6.6.5 Datamove Port Address Registers (DMPORn)



GSF-RC1000-XNA13-PSA

## 6.6.6 Datamove Control and Status Registers (DMCSRn)




G8F-RC1000-XNA14-P8A

### 6.6.7 Datamove XMI Address Register (DMXMIn)




GSF-RC1000-XNA15-P8A

### 6.6.8 Datamove Next Page Address Register




GSF\_RC1000-XNA16-PSA

### 6.6.9 Peek XMI Low Address Register (PKXMILn)




GSF-RC1000-XNA17-P8A

### 6.6.10 Peek XMI High Address Register (PKXMIHn)




08F-RC1000-XNA18-PSA

# 6.6.11 Peek Data A and Peek Data B Registers (PKDATAn, PKDATBn)



GSF\_RC1000-XNA10-PSA



## 7.1 POWER-UP/RESET SEQUENCE

The DEMNA executes its power-up/reset sequence in response to any of three events:

- System power-up
- System reset
- Node reset

The system wide events are signified by the transitioning of the XMI DC LO and XMI AC LO signals. Node reset is initiated when the host sets the NRST bit in the XBE register. Port state information is not saved across a power-up/reset.

Figure 7-1 shows the power-up/reset sequence.

## 7.2 NODE HALT/RESTART SEQUENCE

The port driver initiates a node halt/restart by setting then clearing the NHALT bit in the XBE register. Setting the bit halts the DEMNA; clearing the bit restarts the port.

The following port state information is saved across a node halt/restart:

- Node halt Satal error block. Written to the PDB if the port was in the initialized state when NHALT was set.
- Port-internal error data. Visible by the console monitor program or with the READSERROR port driver command.
- Port-internal counters, including the data link counters. Visible by the censole monitor program or with the port driver commands: RCCNTR/RDCNTR, READ\$ERROR, READ\$SNAPSHOT, and READ\$STATUS.

Figure 7-2 shows the node halt/restart sequence. Note that the DEMNA self-tests are not executed as in the power-up/reset sequence.

### 7.3 PORT SHUTDOWN

The port initiates a shutdown if it is in the initialized state and either a fatal error occurs or the port driver issues a shutdown command by writing the XPCS register. The shutdown sequence is also invoked in response to a power fail, indicated by the assertion of the XMI AC LO signal. When this signal is asserted, a power-fail trap occurs in the CVAX, causing the port to execute the shutdown sequence.

Figure 7-3 shows the shutdown sequence.




Figure ? 1 (Continued, next page) DEMNA Power-Up and Node Reset




Figure 7-1 DEMNA Power-Up and Node Reset






Figure 7-2 DENNA Node Han/Restart



GSF-RC1000-XNA39-PSA

Figure 7-3 DEMNA Shuldown



# **DEMNA Error Handling**

### 8.1 Introduction

This chapter overviews the error handling features of the DEMNA. It describes the types of errors reported by the port, the error blocks maintained by the port, error logging, and the port's response to errors.

## 8.2 Error Types

### **Fatal Errors**

Fatal errors result in a port shutdown. For several fatal error types, the port writes a fatal error block to the port error log area of the port data block (PDB). Fatal errors include the following:

- DEMNA CVAX machine check and exceptions
- Node halt/restart while port is in the initialized state
- Port initialization failures
- Port driver protocol errors and port command failures
- Specifying more than one buffer for a port command
- Specifying an invalid number of transmit buffers
- Other firmware-related errors (such as keep-alive timec ats)
- Unrecoverable failed access to the command ring or receive ring
- Firmware updates

### Nonfatal Errors

These errors do not result in a port shutdown. The error is retried once. If the retry fails, a fatal error occurs. On a nonfatal error the port writes a nonfatal error block in the PDB. Nonfatal errors include the following:

- Datamove and peek errors which are recovered on the first retry or that did not directly access the command ring or receive ring
- Buffer transfer failures
- Address translation errors
- Port command errors (for example, a command length error)

### Ethernet Errors

These errors are nonfatal errors which occur in the normal course of Ethernet activity. Ethernet errors include the following:

- Transmit and receive errors caused by activity on the Ethernet wire
  - These errors are recorded in the port's internal data link counters. A user can read the counters by issuing the Network Control Program (NCP) command SHOW KNOWN LINE COUNTERS. Software can read the counters by issuing a RCCNTR/RDCNTR or READ\$STATUS command. The counters are displayed in the Status and Status/Error screens of the console monitor program.
- Receive errors caused by insufficient allocation of system buffers by the host
  - These errors are recorded in the port's SBUA counter which is displayed in the Status/Error screen of the console monitor program. Software can read the counter by requesting that the port driver issue a RCCNTR/KDCNTR, READ\$STATUS, or READ\$SNAPSHOT command. A copy of the SBUA is located in the PDB. The PDB copy is updated as often as once per second.
- Receive errors caused by insufficient allocation of user buffers by the host
  - These errors are recorded in the port's UBUA counter which is located in host memory and is displayed in the Status/Error screen of the console monitor program. Software can read the counter by issuing a RCCNTR/RDCNTR, READ\$STATUS, or READ\$SNAPSHOT command.

#### Error Blocks 8.3

The DEMNA maintains two types of internal error blocks: one for fatal errors and one for nonfatal errors. A user can examine the error blocks by issuing the console monitor commands SHOW ERROR Hn and SHOW ERROR Sn. Software can read the error blocks by issuing the READSERROR command. The port writes the fatal error block to the port error log area of the port data block (PDB) when a fatal error occurs or when a node halt/restart is issued while the port is in the initialized atate.

Figures 8-1 and 8-2 show the error block formats.

31 00	Offset
Error Type	00
Time Champ	04
Time Stamp	08
XDEV Register	oc
Firmware Image Rev. No.	10
Florence Image Boy Date	14
Firmware Image Rev. Date	1C
	20
Unused	
	7C


For Firmware Updates

31 00	Offset
Error Type	00
Time Champ	04
Time Stamp	08
	0C
CVAX GPRs (R0 to R12)	
	3C
XBER Register	40
XFADR Register	44
XFAER Register	48
GACSR Register	4C
Diagnostic Register	50
XPST Register before error	54
XPD1 Register before error	58
XPD2 Register before error	5C
XPST Register after error	60
XPD1 Register after error	64
	68
CVAX Stack Contents (at time of error)	
	7C

For Other Fatal Errors

G8F-RC1000-XNA23-P8A

Figure 8-1 Fatal Error Block Formats



3:		00	Offset
	71		00
	Time Stamp		04
	GACSR Register		08
	GAHIR Register		0C
	GAIVR Register		10
	GATMR Register		14
	XBE Register		18
	XFADR Register		10
	XFAER Register		20
	GACSR Adress		24
	For Interrupt Errors		

GSF-RC1000-XNA24-PSA

Figure 8-2 Nonfatal Error Block Formats

### Notes for Figure 8-1

- · Error type:
  - 0 No error
  - 1 DEMNA machine check or exception
  - Node halt/restart issued while the port was in the initialized state.

    (When the port receives a node halt/restart in the initialized state, it assumes that it is being restarted from an error.)
  - Fatal error other than machine check or exception (for example, port initialization failure or a keep-alive timeout)
  - 4 Firmware updates
  - 6 Driver error. The port driver attempted to initialize the port but the port was already in the initialized state.
- Time Stamp:

Date and time of error expressed in binary absolute format. A value of zero indicates that no error occured. The entry is the sum of the base time specified by the host in the PARAM command, and the DEMNA uptime until the error occured. If the system base time was not specified in the PARAM command, the base time defaults to 01-Jan-88.

• Firmware image revision number and date refer to the EEPROM firmware image. The fields are in ASCII. The revision number is the ASCII code of the low-order byte of the XDEV register. The revision date is of the form dd-mmm-yyyy. For example, 12-JUL-1989.

### Notes for Figure 8-2

Datamove/Peek transaction registers:

For datamove transaction errors, these are the four datamove registers: DMPORn, DMCSRn, DMXMIn, and DMNPAn.


For peek transaction errors, these are the four peek registers: PKXMIL<sub>n</sub>, PCKMIH<sub>n</sub>, PKDATA<sub>n</sub>, and PKDATB<sub>n</sub>.

 Base address of transaction is the starting address of the failed datamove or peek operation.

### **ERROR LOGGING** 8.4

A 1-KByte area in the EEPROM is reserved for the logging of error history data. This area contains 31 error history entries of 32 bytes each and a history entry header which is also 32 bytes long. The user can read the history data with the console monitor command SHOW HISTORY or by depositing and examining the XCOMM register. Software can read the history entries by issuing a READ\$HISTORY command.

The history data area is partitioned into five segments: four for the logging of error history events and one for the header.



G8F-RC1000-XNA25-P8A


Flaure 8-3 EEPROM History Data Area

Table 8-1 EEPROM History Data Entries

Table 6-1 EEPNOM HISIOTY Data EITHES		
Entries	Error Type	Logging Information
1 to 8	Fatal	Logged immediately after error occurs. Entries overwritten if more errors occur than can be recorded. Logging stops after 32 fatal errors have been recorded.
9 to 16	Nonfatal	For datamove, peek, or host interrupt errors: logged immediately after error occurs. For XBER-reported errors: logged after firmware polls XBER register and discovers error. Logging stops after 16 nonfatal errors have been recorded.
17 to 24	Diagnostic	Logged immediately after each self-test or RBD error provided that error logging is enabled by the corresponding EEPROM flag (Figure 8-5). Entries not overwritten if more errors occur than can be recorded. Logging stops after eight diagnostic errors have been recorded.
25 to 31	Firmware updates	Logged after each firmware update. Entries overwritten if more firmware updates occur than can be recorded. No limit on number of firmware updates logged.
Header	n/a	Provides module-specific information, including: number of history entries written to EEPROM since the last DEMNA power-up or reset, the console password, the module serial number, and the module runtime.

### 8.4.1 History Entry Header

The history entry header contains the DEMNA's current operational parameters which can be modified with the EEPROM Update Program (EVGDB), firmware update data, and history data pointers. Figure 8-4 shows the header format. Table 8-2 describes the header fields. Figure 8-5 shows the EEPROM flags which can be modified by running EVGBD. Table 8-3 describes the EEPROM flags.




GSF-RC1000-XNA26-PSA

Figure 8-4 History Entry Header

Table 8-2 History Entry Header Fields

Field	Description
EEPROM Flags	Flags that control various aspects of DEMNA operation See Figure 8–5 and Table 8–3.
Update Count	Indicates the number of times history entries have been written to the EEPROM since the last DEMNA power-up or reset. If no unused history entries are available, used history entries may be overwritten (the update count can be greater than the total number of history entries in the EEP.
Console Password	Eight ASCII characters that indicate the password required to connect to the DEMNA console monitor program.
Module Serial Number	Twelve ASCII characters that identify the module.
Runtime	Total time, in 524,288 second (6.068 day) increments since the DEMNA EEPROM was initialized.

### 8-10 DEMNA Error Handling



GSF-RC1000-XNA27-PSA

Figure 8-5 EEPROM Flags

Table 8-3 EEPROM Flags

Bit	Name/Function When Set		
15	Error Frame Overflow		
	Indicates that no more diagnostic errors could be written to the EEPROM because all history entries allocated to diagnostic errors have been written.		
14	Diagnostic Logging Enabled		
	Enables the logging of self-test and RBD errors to the EEPROM.		
13	XNA RBD Logging Enabled		
	Enables logging XNA RBD errors to the EEPROM if bit <14> is also set.		
12	XMI RBD Logging Enabled		
	Enables logging XMI RBD errors to the EEPROM if bit <14> is also set.		
11	NI RBD Logging Enabled		
	Enables logging NI RBD errors to the EEPROM if bit <14> is also set.		

### 8.4.2 History Data Entries

There are two basic formats for history entries: one for diagnostic errors, and one for all other errors. Each history entry is 32 bytes (8 longwords) in length. Figures 8–6 and 8–7 show the entry formats.

31 2	24 23 16	15	08	07	00
Sequence Number		Count		Error Type	
Diagnostic Revision		MBZ	Diag. No. Error Count		Count
Error Number	SubTest Number	Test	Number	Test Type	Node ID
	Expe	ted Data			
	Recei	ved Data			
	System Co	ntrol Block	(SCB) offs	<b>o</b> t	
	Memor	y Address			
	Program C	ounter (PC	) at failure		

GSF-RC1000-XNA28-PSA

Figure 8-6 History Entry Format For Diagnostic Errors


Table 8-4 History Entry Fields for Diagnostic Errors

Pield	Description		
Error type	Error type for diagnostic errors is 5.		
Count	Number of times this type of diagnostic error has been recorded.		
Sequence Number	Integer from one through 255 which indicates the order in which the entry was logged with respect to other history entries. Lower-numbered entries were logged before higher-numbered entries.		
Diagnostic Revision	Two ASCII characters that indicate the revision number of the diagnostic. For example, 39 33 (ASCII) = revision 3.9.		
Diagnostic Number	Binary code for the test which reported the error:		
	0 = Self-test 1 = NI RBD 2 = XMI RBD 3 = XNA RBD		
Error Count	Binary count of the number of times this type of diagnostic error has occurred.		

Table 8-4 (Cont.) History Entry Fields for Diagnostic Errors

Field	Description		
Error Number	Binary code for the specific error reported by the diagnostic test. Refer to the diagnostic listings for error numbers.		
Subtest Number	Number of the failing subtest.		
Teet Number	Number of the failing test.		
Test Type	1 = Power-up mode 2 = RBD mode		
Node ID	DEMNA's XMI node ID		

#### 8-14 DEMINA Error Handling



18 15

08 07

00

GGF - GC 1600, YHARE- PSA

History Entry Format for All Other Errors Figure 8-7

Table 8-5 History Entry Fields for All Other Errors  Fields Common to All Error Types		
Count	Number of times this specific error has been recorded.	
Sequence Number	Integer from 1 to 31 which indicates the order in which the entry was logged with respect to other history entries. Lower-numbered entries were logged before higher-numbered entries.	
Date/Time of Error	Date and time of error expressed in binary absolute format.	
	The entry is the sum of the base time specified by the host in the PARAM command, and the DEMNA uptime until the error occurred. If the system base time was not specified in the PARAM command, the base time defaults to 01-Jan-88.	
Machine Checks		
XPST_Pending	Value that will be loaded into the XPST after the next state change (after error handling is completed).	
	and the company of th	

Machine Checks		
XPST_Pending	Value that will be loaded into the XPST after the next state change (after error handling is completed).	
XPD1_Pending	Value that will be loaded into the XPD1 after the next state change (after error handling is completed).	
Machine Check Code	Value (usually 80 to 83 indicating an invalid address) which indicates the reason for a DEMNA CVAX machine check.	
Memory Address	Most recent memory address.	
Internal State Information		

Table 8-5 (Cont.) Hist	ory Entry Fleids	for All Other Errors
------------------------	------------------	----------------------

Ruceptions	
XPST_Pending XPD1_Pending	Same as for machine checks
Address of Call	Address of call to shutdown request.
Address of exception	
Exception number	Offset into system control block (SCB).
Node Halt and Fatal E	TORE
XPST_Pending XPD1_Pending	Same as for machine checks
Stack Data LW 1-LW 3	Longwords 1 to 3 of the stack when the error occurred.
Firmware Updates	
Firmware Revision Number	Four ASCII characters that indicate the DEMNA firmware revision. For example, 30313233 (ASCII) = revision 01.23.
Firmware Revision Date/Time	EEPROM firmware revision date and time expressed in binary absolute format.

## 8.5 ERROR RESPONSE

The port driver is notified of port-detected errors by one of four means:

- State qualifier field in the XPST register
- Error codes written by the port to the command and receive rings
- Port-generated interrupt when any hard error bit in the XBER register is set (and error interrupts are enabled)
- Fatal error block and counters in the PDB

When an error is detected, the port driver can issue a RCCNTR/RDCNTR command to read the port's data link counters, a READ\$STATUS command to read status information, or a READ\$ERROR command to read the error blocks.

Tables 8-7 to 8-10 describe the hardware and firmware response to errors. Table 8-6 describes the keys which indicate the port driver's response referenced in the tables.

Table R.A. Frror Reenance Kove

Key <sup>1</sup>	Description
Status	Driver returns transmit error status to user application and continues as normal.
	User application can view the error state. In the I/O Status Block pointed to by the failing QIO operation (if applicable) or in the device counters which can be examined with the NCP command SHOW LINE COUNTERS or with the MOP command REQUEST COUNTERS.
Counters	Driver does not recognize error.
	User application can view error by issuing the NCP command SHOW LINE COUNTERS or the MOP command REQUEST COUNTERS.
Shutdown	Driver records a port shutdown error, returns outstanding transmits to users with a transmit error, and shuts down all users.
	User application can view error as a Circu\t Down error in the device counters with the NCP command SHOW CIRCUIT COUNTERS. Subsequent and outstanding QIO requests are returned with transmit failure status.
Crash	Driver machine checks if it had initiated the transaction that experienced the error. This causes a system crash. If the driver did not initiate the transaction that experienced the error, the result cannot be characterized here. The system may crash.

<sup>&</sup>lt;sup>1</sup>The keys defined in this table describe the port driver's response to errors and the indication the user's application receives following an error. The keys apply to Tables 8–7 to 8-10.

Table 8-7 Response To Ethernet Errors

Krror	Response	Key <sup>1</sup>
Loss of Carrier	LANCE completes transmission of packet and continues to transmit and receive packets.	Status
	Firmware returns Transmit Failed—Loss of Carrier error to host command ring entry, increments Send Failures—Loss of Carrier counter, and continues as normal.	
Late Collision	LANCE does not retry error; continues to transmit and receive packets.	Status
	Firmware returns Transmit Failed—Late Collision error to host command ring entry, increments Send Failures—Late Collision counter, and continues as normal.	
Retry Error (excessive collisions)	LANCE aborts transmission of packet; continues to transmit and receive subsequent packets.	Status
	Firmware Returns Transmit Failed—Retries Exhausted error to host command ring, increments Send Failures—Retries Exhausted counter, and continues as normal.	
Framing Error	LANCE continues to transmit and receive packets.	Counters
	Firmware returns Receive Failed—CRC Error to host receive ring, increments Receive Failures—Framing Error counter, discards packet <sup>2</sup> , and continues as normal.	
CRC Error	LANCE continues to transmit and receive packets.	Counters
	Firmware returns Receive Failed—CRC Error to host receive ring, increments Receive Failures—CRC Error counter, discards packet <sup>2</sup> , and continues as normal.	
Collision Error	LANCE continues to transmit and receive packets.	Counters
(heartheat)	Firmware increments Send Failures—Collision Check Failure counter and continues as normal.	

<sup>&</sup>lt;sup>1</sup>See Table 8-6 for descriptions of the keys.

<sup>&</sup>lt;sup>2</sup>If a user requested receipt of bad packets, the firmware delivers a packet with a framing or CRC error and writes appropriate error status to the host receive ring. The driver passes the received packet to the user with appropriate error status.

Table 8-8 Response To Internal Errors that Affect the LANCE

Error	Response	Key <sup>1</sup>
Miss Error	LANCE continues to transmit and receive packets.	Counters
	Firmware increments Receive Failures—Data Overrun counter and continues as normal.	
Overflow (exceeded 21-	Packet not received completely. LANCE continues to transmit and receive packets.	Counters
microsecond bus latency on receive DMA)	Firmware increments Receive Failures—Data Overrun counter and Overflow/Underflow counter and continues as normal.	
Underflow (exceeded 9 microseconds on transmit DMA)	Packet incompletely transmitted, resulting in transmission of a runt packet or packet with CRC error. LANCE transmitter shut off, but LANCE receiver continues to function.	Status
	Firmware increments Overtion/Underflow counter, restarts LANCE, increments LANCE Restarts counter, and continues as normal.	
Memory Error	LANCE transmitter and receiver shut off.	Shutdown
	Firmware saves internal status in a fatal error block, increments memory error counter, stops command and receive ring processing, and shuts down the port.	
Parity Error	Parity logic on DEMNA detects a parity error and causes LANCE to experience a memory error. (Parity error is detected by external logic while LANCE is bus master.)	Shutdown
	Firmware saves internal status in a fatal error block, increments Memory Error counter, stops command and receive ring processing, and shuts down the port.	
LANCE/Gate Array Grant Timeout	DEMNA logic detects a timeout and sets the Grant Timeout bit in the DEMNA Diagnostic register. ERR is asserted to the CVAX, which causes the CVAX to machine check.	Shutdown
	Firmware recets LANCE or gate array, saves status in a fatal error block, stops command and receive ring processing, and shuts down the peril.	

<sup>&</sup>lt;sup>1</sup>See Table 8-6 for descriptions of the keys.

Table 8-8 (Cont.) Response To Internal Errors that Affect the LANCE

Error	Response	Key <sup>1</sup>
Powerfail	Nonmaskable powerfail interrupt sent to CVAX.	Shutdown
	Firmware saves internal status in a fatal error	
	block, stops command and receive ring processing, and shute down the port.	

<sup>&</sup>lt;sup>1</sup>See Table 8-6 for descriptions of the keys.

Table 8-9 Response to Hardware Errors that Affect the CVAX

Error	Response	Roy <sup>1</sup>
Nonexistent Memory Error	CVAX machine checks.	~:.utdown
	Firmwere saves internal status in a fatal error block, stops command and receive ring process. 5, and shuts down port.	
Internal CVAX	Unexpected interrupt handler activated.	Shutdown
exception (unexpected exception)	Firmware saves internal status in a fatal srow block, stops command and receive ring pr cessing, and shuts down port.	
XMI Node Halt (bit 29 set in XBE)	Halt asserted to the CVAX. CVAX restarts with restart code of 02 and starts execution at 20040000 (Boot ROM).	Shutdown
	Firmware executes from EPROM (Boot ROM). Firmware determines that a node halt occurred and initiates node halt processing.	
Fatal Parity Error Detected by CVAX	CVAX machine checks.	Shutdown
	Firmware saves current status in a fatal error block, stops command and receive ring processing, and shuts down port.	
Unexpected Interrupt from LANCE or Gate Array	Either the LANCE or the gate array initiates an unexpected interrupt to the CVAX. The reason is unknown.	None
	Firmware ignores interrupt.	

Error	Response <sup>1</sup>	Key <sup>2</sup>
Parity Error	Sets XBE <23>, NoAcks transaction, and continues.	Possible Crash
Write Sequence Error	Sets XBE <22>, NoAcks transaction, and continues.	Possible Crash
Read/IDENT Date NO ACK	Sets XBE <21> and continues.	Possible Crash
Write Data NO ACK	Sets XBE <20> and continues.	Shutdown <sup>3</sup>
No Read Response	Sets XBE <18> and writes error status to the appropriate datamove or peek register.	Shutauwn
	This error is always set in conjunction with another error.	
Read Sequence Error	Sets XBE <17> and continues.	Shutdown <sup>3</sup>
Read Error Response	Sets XBE <16> and writes error status to the appropriate datamove or peek register.	Shutdown <sup>8</sup>
Command NO ACK	Sets XBE <15> and writes error status to the appropriate datamove or peek register.	Shutdown <sup>8</sup>
Transaction Timeout	Sets XBE <13> and writes error status to the appropriate datamove or peek register.	Shutdown

<sup>&</sup>lt;sup>1</sup>Only the hardware's response is listed. The firmware's response is the same for all XBE reported errors: Firmware periodically polls the XBE register to see if bit <31> (error summary) is set. If the bit is set, firmware saves the current status in a nonfatal error block, sends an error interrupt to the port driver (if error interrupts are enabled), and proceeds normally.

<sup>&</sup>lt;sup>2</sup>See Table 8–6 for descriptions of the keys.


<sup>&</sup>lt;sup>3</sup>Shutdown, if retry failed. None, if retry succeeded.

# 8.6 Restarting the Port from a Fatal Error

There are three ways to attempt to restart the port after a fatal port error (listed by order of increasing overhead and impact):

- Initialize the port by writing the XPCI register (after setting up the PDB and the XPD1 and XPD2 registers)
- Initiate a node halt/restart by setting and clearing the node halt bit in the XBE register and then initialize the port
- Initiate a node reset by setting the node reset bit in the XBE register (causing the DEMNA to execute its power-up/reset sequence) and then initialize the port

Initializing the port involves the least overhead and is the least forceful method. A node reset has the greatest impact, but involves the most overhead. If initializing the port does not restart the DEMNA, try a node halt/restart, and if that fails, a node reset.



Document Title:

**DWMBA HANDBOOK** 

Order Number:

EK-DWMBA-HB-001

This handbook is part of the XMI Adapters Handbook Documentation Set (EK-XMIAD-HB). The handbook can be ordered separately or as part of the set.

The XMI Adapters Handbook Documentation Set is a dynamic document which will be periodically updated as new XMI adapters are announced. The first release of the set includes the following handbooks:

Order Number	Title
EK-XMIOV-HB	XMI Bus Overview Handbook
EK-CIXCD-HB	CIXCD Handbook
ek-demna-hb	DEC LANcontroller 400 (DEMNA) Handbook
ek-dwmba-hb	DWMBA Handbook

This handbook and the document set are for VAX system trained Digital customer service personnel who are familiar with the XMI bus architecture.

# **DWMBA Handbook**

Order Number EK-DWMBA-HB-001

This document is part of the XMI Adapters Handbook Documentation Set (EK-XMIAD-HB). The document can be ordered separately or as part of the set. The DWMBA Handbook and the XMI Adapters Handbook Documentation Set are for VAX system trained Digital customer service personnel who are familiar with the XMI bus architecture.

Revision/Update Information: Revision 1.0

#### January, 1991

The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors that may appear in this document.

The software described in this document is furnished under a license and may be used or copied only in accordance with the terms of such license.

No responsibility is assumed for the use or reliability of software on equipment that is not supplied by Digital Equipment Corporation or its affiliated companies.

Restricted Rights: Use, duplication, or disclosure by the U. S. Government is subject to restrictions as set forth in subparagraph (c)(!)(ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013.

Copyright © Digital Equipment Corporation 1991

All Rights Reserved. Printed in U.S.A.

The following are trademarks of Digital Equipment Corporation:

DEC UNIBUS VAX 9000
DECUS VAX VAXBI
PDP VAX 6000 XMI



This document was prepared and published by Educational Services Development and Publishing, Digital Equipment Corporation.

# **Contents**

Abo	About This Manual		
	DWMBA ADAPTER OVERVIEW		
1.1	INTRODUCTION	1-1	
1.2	PHYSICAL DESCRIPTION	1-1	
13	FUNCTIONAL OVERVIEW	1–6	
1.4	REFERENCE DOCUMENTS	1–7	
2	DWMBA CONFIGURATIONS		
2.1	INTRODUCTION	2-1	
2.2	MODULE PLACEMENT	2-1	
2.3	CABLING	2–3	
3	DWMBA DIAGNOSTICS		
3.1	INTRODUCTION	3-1	
3.2	POWER-UP SELF-TESTS	3-1	
3.3	ROM-BASED DIAGNOSTICS (RBD)	3-4	
3.3	.1 RBD Monitor	3_4	
3.3	.2 Sample RBD Runs	3-6	
3.4	LOOPBACK TESTS	3-7	

4	DWMBA REGISTERS AND IBUS SIGNALS	
4.1	INTRODUCTION	4-1
4.2	DWMBA REGISTER TYPES	4-2
4.3	REGISTER DESCRIPTION CONVENTIONS	4-5
4.4	XMI ARCHITECTURE REGISTERS	4-6
4.4.1	XMI Device Type Register (XDEV, bb+00000)	46
4.4.2	XMI Bus Error Register (XBE, bb+00004)	4-8
4.4.3	XMI Failing Address Register (XFADR, bb+00008)	4-12
4.5	DWMBA/A RESIDENT NODE SPECIFIC REGISTERS	4-13
4.5.1	Responder Error Address Register (AREAR, bb+000C)	4-13
4.5.2	Error Summary Register (AESR, bb+0010)	4-14
4.5.3	Interrupt Mask Register (AIMR, bb+0014)	4-17
4.5.4	Implied Vector Interrupt Destination/Diagnostic Register (AIVINTR, bb+0018)	4-20
4.5.8	Diagnostic Control Register 1 (ADG1, bb+001C)	4-21
4.6	DWMBA/B RECIDENT NODE SPECIFIC REGISTERS	4-23
4.6.1	Control and Status Register (BCSR, bb+0040)	4-23
4.6.2	Error Summary Register (BESR bb+0044)	4-25
4.6.3	Interrupt Destination Register (BIDR, bb+0048)	4-29
4.6.4	Timeout Address Register (BTIM, bb+004C)	4-30
4.6.	Vector Offset Register (BVOR, bb+0050)	4-31
4.6.	8 Vector Register (BVR, bb+0054)	4-32
4.6.	7 Diagnostic Control Register 1 (BDCR1, bb+0058)	4-33
4.7	VAXBI REGISTERS	4-35
4.8	IBUS SIGNALS	4–37
Exe	amples	
3-1	Power-up Self-Test Display (No Errors)	3–2
3–2	Power-up Self-Test Display (With Errors)	3-3
3-3	DWMBA RBD Run With No Errors	36
3-4	DWMBA RBD Run With Errors	3-6

Figu	res	
1-1	DWMBA Adapters in a Typical System	1-2
1-2	DWMBA/A (XBIA) Module (T2012)	1-3
1–3	<b>DWMBA/B</b> ( <b>XBIB</b> ) Module ( <b>T1043</b> )	1-4
1-4	DWMBA Functional Logic Elements	1-5
2–1	XMI and VAXBI Cardcages	2-2
2–2	DWMBA Cabling	2-4
3-1	VAXBI Loopback Data Path	3-7
3–2	CPU Write Loopback Data Path	3-8
3–3	CPU Read Loopback Data Path	3-8
Tabl	<b>@\$</b>	
1-1	DWMBA Transactions	1-6
2-1	XMI Node/VAXBI Card Cage Configurations	2-3
2–2	DWMBA Cables	2-5
3–1	DWMBA RBD Tests	3-5
4-1	XMI Architecture and DWMBA Specific Registers	4-3
4-2	VAXBI Architecture Registers	4-4

PAGE VI INTENTIONALLY LEFT BLANK

# **About This Manual**

#### Intended Audience

This handbook is part of a series of handbooks which comprise the XMI Adapters Handbook Documentation Set (EK-XMIAD-HB). This handbook and the handbook set are for VAX system trained Digital customer service personnel who service XMI-based systems and subsystems. Users of the handbook set should be familiar with the XMI bus architecture (either through the XMI Bus Concepts course or through practical experience) and have a minimum of level 1 hardware maintenance training on one or more VAX systems (for example, VAX 6000 or VAX 9000 systems).

#### **Document Scope and Structure**

Several I/O adapters have been developed to interface the XMI hus to devices which employ different bus structures and protocols. These adapters are available as stand-alone options and may be installed on a variety of systems or subsystems.

The XMI Adapters Handbook Documentation Set provides a single, quick reference source to the type of information most frequently required to service XMI adapters. This handbook contains information specific to the DWMBA option.

This handbook is divided into four chapters:

Chapter 1 introduces the DWMBA and overviews its physical and functional characteristics.

Chapter 2 indicates the configuration requirements for installing the option.

Chapter 3 reviews the DWMBA's power-up self-tests and ROM-based diagnostics.

Chapter 4 describes the XMI required and DWMBA specific registers.

#### Conventions

addresses All addresses are given in hexadecimal (hex).

bits All bit numbers are given in decimal with the bit(s) enclosed in

angle brackets; for example <31>.

Multiple individual bits or bit fields are separated by commas with bit fields indicated by two numbers separated by a colon. For example <31:24,20,18,14:10> indicates bits 31 through 24 (inclusive), bit 20, bit 18, and bits 14 through 10 (inclusive).

CTALX Specifies to press and hold the Ctrl key while pressing the


key; for example, CTRUC

[item] . . . Indicates the item is optional. The horizontal ellipsis indicates

that additional optional items can be entered.

Vertical ellipsis in examples, tables, or figures, indicate that not

all information is shown.



# **DWMBA ADAPTER OVERVIEW**

#### 1.1 INTRODUCTION

The DWMBA option interfaces the XMI bus to the VAXBI bus, providing a data path between host processors on the XMI and I/O devices on the VAXBI.

Figure 1-1 shows a typical system with DWMBA adapters.

#### 1.2 PHYSICAL DESCRIPTION

The DWMBA consists of a DWMBA/A module (also called the XBIA), a DWMBA/B module (XBIB), and four, 30-conductor cables which connect the modules.

The XBIA module is a standard XMI module which plugs into the XMI backplane. This module contains the XMI corner, KMI required registers, XMI interface control sequencers, DWMBA register files, and DWMBA specific registers.

The XBIB module is a standard VAXBI module which plugs into the VAXBI backplane. This module contains the BIIC chip, interconnect drivers, data transfer control sequencers, BIIC and register file status bits, DWMBA specific registers, DMA decode logic, and the VAXBI clock generation circuitry.

The four, 30-conductor cables are collectively known as the IBus. These cables interconnect the XBIA and XBIB modules by way of the I/O connector pin segments of the XMI and the VAXBI backplanes.

Figures 1-2 and 1-3 show the DWMBA modules. Figure 1-4 shows the major functional logic elements of each module.




Figure 1-1 DWMBA Adapters in a Typical System




Figure 1-2 DWMBA/A (XBIA) Module (T2012)




Figure 1-3 DWMBA/B (XBIB) Module (T1043)




Figure 1-4 DWMBA Functional Logic Elements

### 1.3 FUNCTIONAL OVERVIEW

The DWMBA converts the 64-bit wide XMI bus transactions to the 32-bit wide VAXBI bus transactions and controls the timing of operations between the two buses. The DWMBA can function as either bus master or bus slave on the VAXBI, and as either commander or responder on the XMI.


The DWMBA performs two basic types of transactions: central processing unit (CPU) and direct memory access (DMA). Table 1-1 describes the transactions.

Table 1-1 DWMBA Transactions

Туре	Description
CPU	Transaction originated by CPU and presented on XMI bus to DWMBA. Commands progress from the XBIA to the XBIB. The XBIA functions as XMI bus responder and the XBIB as the VAXBI bus master. Only longword transactions take place.
	The CPU can reference a portion of physical address space dedicated to I/O, a DWMBA specific register, or VAXBI address space, including BIIC internal registers.
	If the transaction does not reference a DWMBA specific register, the DWMBA initiates a VAXBI transaction to perform the required operation.
DMA	Transactions originated by a VAXBI node. Commands progress from the XBIB to the XBIA. The XBIA functions as the XMI bus commander and the XBIB as the VAXBI slave. Transactions can be longword, quadword, or octaword.
	When a VAXBI node selects the DWMBA for a transaction, the DWMBA translates the request into an XMI transaction which is serviced by a memory node. Data is read from or written to XMI memory.
	The DWMBA is considered selected when the address given in the VAXBI transaction falls between the starting and ending address registers internal to the BIIC.

# 1.4 REFERENCE DOCUMENTS

Order Number	Title
EK-VBISY-RM	VAXBI System Reference Manual
EK-DWMBA-MA	DWMBA XM! to VAXBI Adapter Maintenance Advisory
EK-640EA-TM	VAX 6000-400 System Technical Users Guide



# **DWMBA CONFIGURATIONS**

### 2.1 INTRODUCTION

This chapter describes the configuration requirements for installing the DWMBA. The chapter includes the following topics:

- Module placement
- Cabling


The material in this chapter is based on the VAX 6000-400 systems implementation. Refer to the appropriate user's guide or installation guide for information on installing the DWMBA in other systems.

#### 2.2 MODULE PLACEMENT

The DWMBA requires one slot in the XMI card cage for the XBIA module and one slot in the VAXBI card cage for the XBIB module. The following configuration rules apply when installing the DWMBA (see Figure 2-1):


- The XBIB module which corresponds to the XBIA module in XMI slot D must be placed in VAXBI card cage 1, slot 1.
- The XBIB module which corresponds to the XBIA module in XMI slot E must be placed in VAXBI card cage 2, slot 1.
- Additional XBIB modules are placed in slot 1 of each additional VAXBI card cage as indicated in Table 2-1.

#### 2-2 DWMBA CONFIGURATIONS



GSF\_1682\_89.DG


Figure 2-1 XMI and VAXBI Cardcages



XMI Node/VAXBI Card Cage Configurations Table 2-1

#### 2.3 CABLING

The four IBus signal cables which connect the XBIA module to the XBIB module plug into the I/O connector pin segments of the backplane slots into which the modules are installed (segments D and E of each backplane). On systems which implement more than one VAXBI backplane, an AC/DC OK cable is also installed between the VAXBI backplanes. Figure 2-2 shows the DWMBA cabling and Table 2-2 describes each cable.




YTB\_X1530\_08A

Figure 2-2 DWMBA Cabling



Part				
Number	Length	Description/Routing		
17-00849-08	45.72 cm	AC/DC OK cable		
	(18.00 in)	From: VAXBI card cage 2, slot 1, segment C2 To: VAXBI card cage 1, slot 1, segment C1		
17-01897-01	4.57 m (15.00 ft)	IBus signal cables (2) to VAXBI expander cabinets (not shown)		
		From: XMI slot C, B, 1, or 2, segments D and E To: VAXBI card cage 3, 4, 5, or 6, slot 1, segments D and E		
17-01897-02	17.78 cm (7.00 in)	IBus signal cables (2)		
		From: XMI slot E, segments D and E To: VAXBI card cage 2, slot 1, segments D and E		
17-01697-03	63.50 cm	IBus signal cables (2)		
	(25.00 in)	From: XMI slot D, segments D and E To: VAXBI card cage 1, slot 1, segments D and E		



# DWMBA DIAGNOSTICS

#### 3.1 INTRODUCTION

This chapter describes the diagnostics available for the DWMBA. The chapter includes the following topics:

- Power-up tests
- ROM-based diagnostics
- Loup-back tests

The material in this chapter is based on the VAX 6000-400 system. Refer to the VAX 6000-400 documentation set for more information on running diagnostics.

### 3.2 POWER-UP SELF-TESTS

The DWMBA does not have on-board self-tests, but is tested by the boot processor during the system power-up sequence.

After the boot processor conducts its self-tests on system power-up, it automatically sizes the DWMBAs on the system and executes a subset of tests specifically designed for the DWMBA. If the DWMBA passes the tests, its self-test LED is illuminated. If the tests fail, the LED remains extinguished. In either case, power-up test results are displayed on the console. On systems with multiple DWMBAs, the DWMBAs are tested in sequence.

Example 3-1 and Example 3-2 show the console displays for power-up tests with and without errors.

Note that the DWMBA power-up tests are a subset of the boot processor's ROM-based diagnostics and may also be run from the RBD monitor.

```
1
F
   E
       D
           C
                          8
                              7
                                     5
                                         4
                                             3
                                                 2
               B
                      9
                                  б
                                                    1
                                                        0
                                                           NODES
   A
       A
                  M
                      M
                          M
                              M
                                         P
                                             P
                                                 P
                                                    P
                                                            TYPE
                      +
                                         +
                                             +
                                                            STF
                                         E
                                             E
                                                Ē
                                                    B
                                                            BPD
                                         +
                                             +
                                                 +
                                                            ETF
                                         E
                                             E
                                                 E
                                                    В
                                                            BPD
                                                            XBI D + 🐠
                                                            XBI E + 6
                                                            ILV
                   A4 A3 A2 A1
                   32 32 32 32
                                                            128Mb
```

ROM = 2.3 EEPROM = 2.0/0.0 SN = NI154

>>>

- XMI node numbers. Entries in columns 0 and F indicate self-test results for nodes on the VAXBI only (items ② and ⑤).
- WMI node module type: A = I/O adapter; P = processor; M = memory.
- Self-test result:
  - + = pass
  - = fail
  - . = empty slot
  - o = VAXBI adapter node
- @ XMI node D: VAXPI nodes 1, 3, 5, and 6 passed self-tests (XBI D +).
- **Solution** XMI node E: VAXBI nodes 1, 4, and 6 passed self-tests (XBI F +).

Example 3-1 Power-up Self-Test Display (No Errors)

```
F
                                                                    0
   C
                                    5
                                           3
                                              2
                                                         NODE
              B
                         8
                                                  1
                                                  P
   A
                  M
                     M
                         M
                            M
                                       P
                                           P
                                              P
                                                         TYPE
                                                         STF
                                       E
                                           E
                                              D
                                                  В
                                                         BPD
                                                         ETF
                                       Ē
                                           B
                                              D
                                                  E
                                                         BPD
                                                         XBI D +
                                                         XBI E -
                  B1
                       - A2 A1
                                                         ILV
                  32
                       - 32 32
                                                         96Mb
```

ROM = 2.3 EEPROM = 2.0/0.0 SN = NI154

>>>

- MI node numbers. Entries in column 0 and F indicate self-test results for nodes on the VAXBI only.
- XMI node D: All VAXBI nodes passed self-test (XBI D +)
- XMI node E: One or more VAXBI nodes failed self-test (XBI E -)

Example 3-2 Power-up Self-Test Display (With Errors)

# 3.3 ROM-BASED DIAGNOSTICS (RBD)

The DWMBA ROM-based diagnostics are not resident on the DWMBA, but are a subset of the boot processor's RBDs. On VAX 6000-400 systems, RBD 2 is designated for the DWMBA.

Table 3-1 lists the RBD tests. The Default column indicates the tests which are run when the RBD is started and no test number is specified. To run all tests, specify /T=1:26 on the RBD command line.

# 3.3.1 RBD Monitor

The RBD monitor provides a means for controlling diagnostic execution (for example: test tracing, looping on error, halting on error), selecting specific tests to be run, and for depositing and examining addresses in node private space, XMI space, and VAXBI space.

The DWMBA tests are run by calling the RBD monitor with the T/R console command and issuing the RBD START command:

```
>>> T/R ! Enter RBD monitor
RBD1> START 2 D ! Start RBD 2, XMI node D
```

The prompt RBD1> indicates that the console is logically connected to the CPU installed in XMI node 1.

Refer to the system user's guide, maintenance guide, or installation guide for detailed information on the RBD monitor.

Table 3-1 DWMBA RBD Tests

	DAMMONI	
Test	Dofault	Test Title
T0001	Yes	DWMBA/A XMI module CSR test
T0002	Ño	XMI low longword parity error test
70003	No	XMI high longword parity error test
T0004	No	XMI function and ID parity error test
T0005	Yes	DWMBA/B CSR test
T0006	Yes	BIIC VAXBI loopback transaction test
T0007	Yes	BIIC VAXBI transaction test
T0008	Yes	DMA test
T0009	Yes	DMA buffer test
T0010	No	XMI parity error interrupt test
T0011	No	Write sequence error interrupt test
T0012	Yes	CPU buffer C/A fetch parity error (interrupt) test
T0013	Yes	CPU buffer data fetch parity error (interrupt) test
T0014	Yes	DMA buffer data fetch parity error (interrupt) test
T0015	Yes	NAXBI interlock read error (interrupt) test
T0016	Yes	DMA-A buffer C/A load parity error (interrupt) test
T0017	Yes	DMA-A buffer data load parity error (IVINTR) test
T0018	Yes	DMA-B buffer C/A load parity error (interrupt) test
<b>T0019</b>	Yes	DMA-B buffer data load parity error (IVINTR) test
T0020	Yos	CPU buffer data load parity error (interrupt) test
T0021	Yes	BCI parity error test
T0022	Yes	Nonexistent memory (interrupt) test
T0023	Yes	CRD error (interrupt) test
T0024	Yes	VAXBI interrupt test
T0025	Yes	VAXBI IP interrupt test
T0026	Yes	No stall timeout test

# 3.3.2 Sample RBD Runs

RED1>

```
>>>
                        ! Console prompt
>>> T/R
                        ! Enter RBD monitor
RBD1>
                        ! RBD prompt (1 = XMI node number of
                        ! CPU currently receiving input)
                        ! Run RBD 2 (DWMBA), trace tests,
RBD1> ST 2/TR D
                        ! XMI node D, default test set
; XBI SLF
         3.0
;T0001
       T0005
            T0006
                   T0007
                         T0008
                               T0009 T0012
                                            T0013
                                                  T0014
;T0015
                               T0020 T0021
                                            T0022
                                                  T0023
       T0016
             T0017
                   T0018
                         T0019
2T0024 T0025 T0026
                2001 00000001
          D
RBD1>
```

# Example 3-3 DWMBA RBD Run With No Errors

```
>>>
                           ! Console prompt
>>> T/R
                           ! Enter RBD monitor
RBD1> ST 2/TR/HE/T=1:26 D ! RBD 2, trace, halt on error, all
                           ! tests (/T=1:26), XMI node D.
;XBI SLF
                 3.4
:T0001
        T0002 T0003 T0004 T0005
: F
            D
                  2001 00000001
                            T05
; HE BCSR REG
                    00
; 05 8C000000 00000000 00000000 21E80058 200628F5 01 3
```

- Failed, XMI node D, DWMBA (device type 2001), 1st pass
- Hard error, BCSR\_REG failing component, unit 00, test T05
- © Error code 05, expected data 80000000, recieved data 000000000, implementation specific (00000000, 21E80058), PC 200628F5, error number 01

# Example 3-4 DWMBA RBD Run With Errors


### LOOPBACK TESTS 34

When the default set of RBD tests are run, two types of loopback tests are performed:

- VAXBI loopback
- DMA loopback

# **VAXBI Loopback Tests**

The VAXBI loopback test verifies the data path from the CPU through the KMI, all modules of the DWMBA, and back through the XMI to the CPU. Figure 3-1 shows the VAXBI loopback data path.



TTB\_X1621\_68A

Flaure 3-1 **VAXBI** Loopback Data Path

# **CPU DMA Loopback Tests**

The DMA loopback tests include tests of CPU write transactions and transactions. Figure 3-2 shows the data path for CPU write transactions and Figure 3-3 shows the data path for CPU read transactions. In both cases, the data path originates at the CPU.




Figure 3-2 CPU Write Loopback Data Path





Figure 3-3 CPU Read Loopback Data Path



# 4 DWMBA REGISTERS AND IBUS SIGNALS

# 4.1 INTRODUCTION

This chapter overviews the DWMBA register structure. Included in the chapter are:

- Lists of the DWMBA registers:
  - XMI architecture
  - VAXBI architecture
  - DWMBA specific
- Register bit maps
- Descriptions of selected registers
- List of the IBus signals

The chapter is a quick reference to DWMBA register information. Refer to the DWMBA XMI to VAXBI Adapter Maintenance Advisory and the VAXBI System Reference Manual for detailed descriptions of the registers.

# 4.2 DWMBA REGISTER TYPES

The DWMBA includes three types of registers:

- XMI architecture
- VAXBI architecture
- DWMBA specific

The XMI architecture registers reside in the XBIA module. The VAXBI architecture registers reside in the BIIC chip of the XBIB module. The DWMBA specific registers reside in both modules. The XMI architecture and DWMBA specific registers are addressed in the DWMBA's XMI nodespace. The VAXBI architecture registers are addressed in the DWMBA's XMI I/O adapter space.

Table 4-1 lists the XMI architecture and DWMBA specific registers.

Table 4-2 lists the VAXBI architecture registers.

Mnezonic	Address	Register Name
KMI Archita	cture	
XDEV	bb+0000	Device type register
XBE	bb+0004	Bus error register
XFADR	bb+0008	Failing address register
DWMBA Sp	scific, XBIA N	Iodule Resident
AREAR	bb+000C	Responder error address register
AESR	bb+0010	Error summary register
AIMR	bb+0014	Interrupt mask register
AIVINTR	bb+0018	Implied vector interrupt destination/diagnostic register
ADG1	bb+001C	Diagnostic control register 1
DWMBA Sp	ecific, XBIB R	fodule Resident
BCSR	bb+0040	Control and status register
BESR	bb+0044	Error summary register
BIDR	bb+0048	Interrupt destination register
BTIM	bb+004C	Timeout address register
BVOR	bb+0050	Vector offset register
BVR	bb+0054	Vector register
BDCR1	bb+0058	Diagnostic control register 1
	bb+005C	Reserved

Table 4-2 VAXBI Architecture Registers

1		
Macronio	Addreso	Name
ZEZ	00+dd	Device register
VAXBICSR	55+04	VAXBI control and status register
	PD-108	Bus error register
EINTRSCR	5400	Error interrupt control register
INTROES	bb+10	Interrupt destination register
IFINIRMSK	55+14	IPINTR mask register
	55+169	Force-bit IPINTR/STOP destination register
PINTEGEO	5410	IPINTR source register
SACR	bb+20	Starting address register
	bb+24	Ending address register
BCICSR	56+28	BCI control and status register
TATEW	PP+80	Write status register
FESCA	bb+30	Force-bit IPINTR/STOP command register
IINIRCSK	bb+40	User interface interrupt control register
GPRO	66+ ₩O	General purpose register 0
GPR1	bb+F4	General purpose register 1
GPR2	P. + 1.4	General purpose register z
<b>OPR3</b>	36+FC	General purpose register 3
SOSR	bb+100	Slave-only status register
RCO	bb+200	Receive console data register
THE CONTRACTOR AND ADDRESS OF THE PROPERTY OF	The second secon	

Offset (hez) from node's I/O adapter space base address.

# REGISTER DESCRIPTION CONVENTIONS


In the register description tables that follow, the access type of the bit(s) being described is denoted by a mnemonic enclosed in parentheses after the bit field name. The bit access codes are as follows:

Code	Indication	-
0	Bit(s) initialized to logic 0	, , , , , , , , , , , , , , , , , , , ,
1	Bit(s) initialized to logic 1	
RO	Read-only	
R/W	Read/write	
R/W1C	Read/write-1-to-clear	

# 4.4 XMI ARCHITECTURE REGISTERS

The following registers are the minimum XMI architecture registers which must be present in the node. These registers all reside on the DWMBA/A module.

# 4.4.1 XMI Device Type Register (XDEV, bb+00000)



GSF 1736 89 DG

## NOTE


The XDEV register bit map shown is generic to XMI I/O devices. The DWMBA does not implement separate firmware and hardware revision fields.

Bit(s)	Name/D	escription	
31:16	Device revision (RO, 0)  Identifies the revision level (letter only) of the DWMBA/A module. A zero value indicates an uninitialized node:		
			Value
	0001	A0, A1, An	
	0002	B0, B1, Bn	
	001A	Z0, Z1, Zn	

Bit(e)	Name/D	sscription	
15:00	Device type (RO, 0)		
	Identifies the device type and XMI device ID of the DWMBA. A zero value indicates an uninitialized node.		
	The DTYPE field is divided into two subfields:		
	Field	Bit Descriptions	
	Class	Indicates category in which node falls:	
		<15>—CPU device <14>—Memory device <13>—Bus window (I/O) <12>—Bus window (Memory) <11>—I/O device <10>—XCOMM register present	
	ID	Uniquely identifies particular device within specified class.	

# 4-8 DWMBA REGISTERS AND IBUS SIGNALS

# 4.4.2 XMI Bus Error Register (XBE, bb+00004)



98F-RC1000-DWA01-P8A

Bit(e)	Name/Description	
Miscellar	acous Errors	

31 Error summary (RO, 0)

Logical "OR" of the error bits in this register: <27,23:20,18:15,13:12>.

Read/IDENT data NOACK (R/W1C, 0)

NOACK confirmation. Also sets bit <31>.

Set if a DWMBA initiated READ or IDENT data cycle received a

21


# 4-10 DWMBA REGISTERS AND IBUS SIGNALS

Bit(e)	Name/Description	
Commander Errore		
20	Write data NOACK (R/W1C, 0)	
	Set if a DWMBA initiated WRITE data cycle received repeated NOACK confirmations for the duration of the timeout period. Also sets bit <31>.	
19	Corrected read data (R/W1C, 0)	
	Set if the DWMBA received a CRDn response.	
18	No read response (R/W1C, 0)	
	Set if a DWMBA initiated READ failed due a read response timeout. Also sets bits <31> and <13>.	
17	Read sequence error (R/W1C, 0)	
	Set if a DWMBA initiated READ received read data out of sequence. The failing command/address is available in XFADR. Also sets bit <31>.	
16	Read error response (R/WIC, 0)	
	Set if the DWMBA received a read error response. The failing command/address is available in XFADR. Also sets bit <31>.	
15	Command NOACK (R/W1C, 0)	
	Set if a DWMBA initiated command cycle received repeated NOACK confirmations for the duration of the timeout period. Also sets bits <31> and <13>.	
	CNAK can result from a reference to a non-existent memory location or a command cycle parity error. The bit is set only if repeated attempts fail.	
14	Not implemented. Reads of this bit return a zero.	

- Failed to win bus arbitration within the timeout period
- Attempted to execute an IREAD command but XMI lockout remained asserted for timeout period

Node Specific Errors		
12	Node specific error summary (RO, 0)	
	Set if the DWMBA detects a node specific error condition. Error information is contained in DWMBA specific registers. Also sets bit <31>.	
11	Not implemented. Reads of this bit return a zero.	
10	Self-test fail (R/W1C, 1)	
	Set during the power-up sequence until the DWMBA passes the power-up tests. Bit is cleared by the CPU node which initiated the tests.	
09:04	Failing commander ID (RO)	
	Logs the commander ID of a failed XMI transaction. FCID is set only if the transaction failed on retry.	
03:00	Failing command (RO)	
	Logs the command code of a failed transaction. FCMD is set only if the transaction fails on retry.	

# 4.4.3 XMI Failing Address Register (XFADR, bb+00008)




GSF\_1739\_89.DG

Bit(e)	Name/Description
31:30	Failing length (RO)
	Logs the value of XMI D $<31:30>$ during the command cycle of a failed transaction.
29:00	Failing address (RO)
	Logs the value of XMI D $<29:00>$ during the command cycle of a failed transaction.
	NOTE The XFADR register bit map is shown for systems with 40-bit addressing. On these systems, XFADR bits <28:00> log address bits <28:00>, and bit <29> logs address bit <39>.

# **DWMBA/A RESIDENT NODE SPECIFIC** 4.5 REGISTERS

The DWMBA specific registers resident on the DWMBA/A module are primarily associated with XMI bus transactions and events. These registers are indicated by the prefix "A" in the register name.


# 4.5.1 Responder Error Address Register (AREAR, bb+000C)



TTB X1607 88A

Bit(e)	Name/Description	
31:30	Responder failing length (RO)	
	Logs the value of XMI D $<31:30>$ of a failed XMI transaction. is loaded when the DWMBA ACKs the C/A cycle.	RFLN
29:00	Responder failing address (RO)	
	Logs the value of XMI D <29:00> of a failed XMI transaction. address field is loaded when the DWMBA ACKs the C/A cycle.	

# 4.5.2 Error Summary Register (AESR, bb+0010)




TTB X1808 88A

Bit(e)	Name/Description
31	XBI cable OK (RO)
	Set on initialization if the IBus cables are properly installed and the XBIB module has do power from the VAXBI backplane. If clear, and the XBIB has do power, indicates that one or more cables is disconnected or improperly installed.
30:26	Reserved, must be zero.

Bit(s)	Name/Description
25:20	Failing commander ID (RO)
	Logs the XMI commander ID of a failed I/O write, I/O read, or IDENT transaction. EID is loaded after the DWMBA ACKs the "IMI commander C/A cycle.
	The EID is locked if the DWMBA is unable to complete the operation as follows:
	<ol> <li>CPU write transaction fails sets AESR bit &lt;06&gt; (I/O write failure).</li> </ol>
	<ol> <li>CPU read or IDENT transaction fails — sets XBER bit &lt;21&gt; (RIDNAK).</li> </ol>
	EID is unlocked when the locking error condition clears.
19:16	Failing command (RO)
	Logs the XMI command of a failed DWMBA I/O write, I/O read, or IDENT transaction. DWMBA loads the ECMD when it ACKs the XMI commander C/A cycle.
	The ECMD is locked and unlocked under the same conditions as for bits <25:20>.
15:08	Recerved, must be zero.
07	XBIA Internal error (R/W1C, 0)
	Set if an unexplained error internal to the XBIA module gate array is detected. Usually indicates a hardware problem (control logic encountered an undefined condition). The DWMBA issues an IVINTR with "memory write error" set in the type field.
6	I/O write failure during CPU write transaction (R/W1C, 0)
	Set if the XBIB module is unable to complete a CPU write transaction to one of its registers or to VAXBI address space. Setting this bit generates an IVINTR transaction with "memory write error" in the type field.
	When I/O write failure is set, bits <25:20> (EID), bits <19:16>, and the contents of AREAR are locked.

Bit(s)	Name/Description	
5	BCI AC LO (R/W1C, 1)	
	Set if VAXBI power falls below specifications. The DWMBA issues an IVINTR with "memory write error" in the type field. The interrupt service routine clears the bit.	
	BCI AC LO is cleared by the DWMBA power-up test.	
4	IBus DMA-A data parity error (R/W1C, 0)	
	Set if the XEIA detects bad IBus parity while attempting to load a DMA-A data buffer location. The DWMBA issues an IVINTR with "memory write error" in the type field.	
3	IBus DMA-A C/A parity error (P/W1C, 0)	
	Set if the XBIA detects bad IE us parity while attempting to load a DMA-A C/A location. The DWMBA issues an IVINTR with "memory write error" in the type field if the the failing transaction is a write or interrupt. The DWMBA issues an error interrupt if this error bit is set and the appropriate mask bit is also set.	
2	IBus DMA-B data parity error (R/W1C, 0)	
	Set if the XBIA detects had IBus parity while attempting to load a DMA-B data buffer location. The DWMBA issues an IVINTR with "memory write error" in the type field.	
1	IBus DMA-B C/A parity error (R/W1C, 0)	
	Set if the XBIA detects bad IBus parity while attempting to load a DMA-B C/A location. The DWMBA issues an IVINTR with "memory write error" in the type field if the failing DMA transaction is a write The DWMBA issues an error interrupt if this error bit is set and the appropriate mask bit is also set.	
0	IBus CPU data parity error (R/W1C, 0)	
	Set if the XBIA detects bad IBus parity while attempting to load a CPU DATA location on a CPU-initiated I/O read or IDENT. The DWMBA issues a read error response (RER) to the commander and an error interrupt to the XMI if the appropriate mask bit is also set.	


# 4.5.3 Interrup? Mask Register (AIMR, bb+0014)



TTB X1609 88A


Bit(e)	Name/Description
31	Enable IVINTR transsitions (R/W, 0)
	When set, enables issuing IVINTRs on XMI if the IVINTR destination register is properly configured.
	NOTE Bit <31> must be set to ensure proper error reporting of asynchronous write failures and the occurrence of a pending VAXBI power-fail not initiated by XMI AC LO, XMI DC LO, or VAXBI node reset.
30:28	Reserved (RO, 0). Bits must be zero.
27	INTR on corrected confirmation (R/W, 0)
	When set, the XBIA asserts the IR XMI ERR BIT SET L line on the IBus, which generates an interrupt request if XBER <27> (corrected confirmation) is set.
26:24	Reserved (RO, 0). Bits must be zero.
23	INTR on parity error (F/W, 0)
	Same as bit <27> except interrupt generated if XBER <23> is set.
22	INTR on write sequence error (R/W, 0)
	Same as bit <27> except interrupt generated if if XBER <22> is set.
21	INTR on read/IDENT NOACK (R/W, 0)
	Same as bit <27> except interrupt generated if XBER <21> is set.
20	INTR on write data NOACK (R/W, 0)
	Same as bit <27> except interrupt generated if XBER <20> is set.
19	INTR on corrected read data (R/W, 0)
	Same as bit <27> except interrupt generated if XBER <19> is set.
18	INTR on no read response (R/W, 0)
	Same as bit <27> except interrupt generated if XBER <18> is set.
17	INTR on read sequence error (R/W, 0)
	Same as bit <27> except interrupt generated if XBER <17> is set.
16	INTR on read error response (R/W, 0)
	Same as bit <27> except interrupt generated if XBER <16> is set.

# 4.5.4 Implied Vector Interrupt Destination/Diagnostic Register (AIVINTR, bb+0018)



Bit(e)	Name/Description
31:00	Diagnostic read or write (R/W)
	Used by diagnostic routines to verify the integrity of the main data path in the XBIA gate array. Diagnostics raise the processor IPL level above IPL 30 to inhibit the XBIA from issuing an IVINTR (generating an unexpected interrupt) should an alterior occur.
	On DWMBA initiated IVINTR transactions, bits<15:00> are the IVINTR destination bits.
15:00	IVINTR destination (R/W, 0)
	Specifies the XMI nodes targeted by the DWMBA on an implied vector interrupt transaction. Each bit corresponds to an XMI node. For example, if bit <12> is set, XMI node 12 is selected for the IVINTR transaction. Any number of bits can be set.

# 4.5.5 Diagnostic Control Register 1 (ADG1, bb+001C)



TTB X1611 88A


# Auto retry disable (R/W, 0) When set, disables retries of failed XMI commander transfers. XMI error indications (NOACKs) are immediately logged in the XBER and the appropriate action is taken. NOTE Since an XMI node can issue a valid NOACK due to a busy condition, the user must ensure that either a busy NOACK cannot be issued by the targeted node or that the DWMBA can handle an incomplete transaction if auto retry disable is set. 30:7 Reserved (RO, 0). Bits must be zero.

Bit(e)	Name/Description	
	Force octaword transfers (R/W, 0)	
	When set, forces the XBIA to generate octaword DMA transactions, regardless of the length code loaded in the DMA buffer.	
	This bit is used with ADG1 <5:4> (force DMA-A/B busy), BDCR1 <6> (flip FADDER bit 1), and BDCR1 <4> (flip bit 29) to allow diagnostics to test the XBI DMA buffer memory using loopback transactions to XMI memory.	
	NOTE When BDCR1 <4> is set to use the diagnostic DMA loopback feature, only legal addresses (2xxx xxx0 or 2xxx xxx4) are allowed; illegal addresses (2xxx xxx8 and 2xxx xxxC) result in undefined data.	
5	Force DMA-A buffer busy (RW, 0)	
	When set, places the DMA-A buffer into the busy state, forcing all DMA traffic through the DMA-B buffer.	
	NOTE If bits <5> and <4> are both set, all DMA transactions (VAXBI transactions that select the DWMBA as the slave and whose address falls within the bounds of the starting and ending address regis ers) will stall.	
4	Force DMA-B buffer busy (R/W, 0)	
	Same as bit <5> except that all DMA traffic is forced through the DMA-A buffer.	
3	Generate bad IBus receiver parity (R/W, 0)	
	When set, forces the IBus parity check bit in the XBIA to a one, regardless of the data being loaded. Diagnostic routines use this bit with specific data patterns to force IBus parity check errors in the XBIA when the XBIB loads the C/A or data buffers in the XBIA gate array.	
2	Generate bad IBus transmit parity (R/W, 0)	
	When set, forces the IBus parity bit sent to the XBIB to a one, regardless of the data being transmitted. Diagnostic routines use thi bit with specific data patterns to force IBus parity errors in the XBII when the XBIB fetches the C/A or data buffers from the XBIA gate array.	
1:0	Reserved (RO, 0). Bits must be zero.	

# 4.6 DWMBA/B RESIDENT NODE SPECIFIC REGISTERS

The DWMBA specific registers resident on the DWMBA/B module are primarily associated with VAXBI bus transactions and events. These registers are indicated by the prefix "B" in the register name.

# 4.6.1 Control and Status Register (BCSR, bb+0040)




TTB X1612 88A

Bit(s)	Name/Description	
31	Enable XBI interrupts (R/W, 0)	
	When set, enables the DWMBA to generate XMI interrupts in response to DWMBA generated or VAXBI generated interrupts. The appropriate interrupt mask bits must also be set for interrupts to be generated.	
30:6	Reserved (RO, 0). Bits must be zero.	
5	LED (R/W, 0)	
	When set, illuminates LED D1. Cleared on power-up until node passes self-test.	

# 4-24 DWMBA REGISTERS AND IBUS SIGNALS

Bit(e)	Name/Description
4	BI BAD (RU)
	On power-up or reset, reflects the state of BI BAD L on the VAXBI. Used by console initialization software and error handling routines to detect faulty VAXBI nodes. The assertion of BI BAD L on the VAXBI results in the assertion of XMI BAD.
3	Reserved (R/W, 0). Bit must be zero.
2	BI interlock read failed mask (R/W, 0)
	When set, causes the DWMBA to generate an error interrupt request if BESR <2> (BI interlock read failed) is set.
1	Reserved (RO, 0). Bit must be zero.
0	IBus parity error interrupt mask (R/W, 0)
	When set, causes the DWMBA to generate an error interrupt request if BESR <0> (XBIB-detected IBus parity error) is set.

# 4.6.2 Error Summary Register (BESR bb+0044)



Bit(e)	Name/Description	
31.17	Reserved (RO, 0). Bits must be zerc.	
16:23	Interrupt-sent status (RO, 0)	
	These bits correspond to IPL <17:14>. BESR <16> corresponds to IPL <17>, BESR <15> to ILP <16>, an so on. Bits <16:13> and <12:8> determine the current interrupt-pending status.	
12	XBI interrupt-pending status (RO, 0)	
	When set, indicates that a DWMBA interrupt is pending.	
11:8	Bl interrupt-pending status (RO, 0)	
	These bits indicate that one or more VAXBI generated interrupts targeting the DWMBA were received, but that a CPU IDENT at the correct IPL has not yet been received. BESR <11> corresponds to IPL <17> and BESR <8> to IPL <14>.	

Bit(e)	Name/Description
7	Multiple CPU errore (R/W1C, 0)
	Set if BESR <4> and <0> were set due to an IBus parity error on a CPU transaction while the C/A or data is removed from the CPU buffer. Indicates that an error occurred on a subsequent CPU transaction before software acknowledged a previously failed transaction.
	Bit <7> is not set if a parity error occurs on write data accompanying the command/address on which an error was detected since the transaction has already been recorded as failed.
6	Command/address fetch failed (RO, 0)
	Set with BESR <0> to indicate that the XBIB detected an IBus parity error on the C/A fetch from the CPU C/A buffer. Bit is not set on a XBIB detected IBus parity error when write data is fetched from the CPU write data buffer.
5	Slave sequencer transaction failed (RO, 0)
	Set with BESR <0> to indicate that an IBus parity error occurred while the slave sequencer was in control of the IBus during a read data fetch from the DMA read buffer.
4	Master sequencer transaction failed (RO, 0)
	Set with BEST <0> to indicate that an IBus parity error occurred while the master sequencer was in control of the IBus during a C/A or write data fetch from the CPU buffer. The bit is not valid unless bit <0> is also set.
3	Illegal CPU command (RO)
	Set to indicate that an illegal CPU command was decoded by the XBIB. This error occurs only if an undetected multi-bit parity error condition exists during the time the XBIB fetches the command/address from the CPU buffer. The master sequencer will terminate the transaction and signal the XBIA that the transaction failed.
	The setting of this bit does not generate an error interrupt.

# Bit(a) Name/Description 2 BI interlock read failed (R/W1C. 0) When set, indicates that a VAXBI to XMI memory interlock read operation failed to complete on the VAXBI. When this occurs, the lock set in XMI memory will most likely not be unlocked by the VAXBI device that issued the interlock. The contents of BTIM and the setting of bit <2> can be used to determine the locked address in XMI memory. The operating system can clear the XMI memory lock by writing to a specific CSR in XMI memory. Bit <2> is set whenever a VAXBI interlock read command was decoded and the summary EV code of illegal CNF received for slave data (ICRSD) is decoded during a VAXBI interlock read transaction. The setting of bit <2> locks the timeout address register. Writing a one to the bit clears the bit and its lock on the register. When this bit and the corresponding mask bit are set, an error interrupt request is generated. IDENT error (R/W1C, 0) 1 When set, indicates that the DWMBA received an XMI IDENT transaction and no VAXBI nor DWMBA interrupt requests were pending at the IDENT IPL. This may indicate that an error condition exists on the XMI bus with multiple IDENTs being issued for the same interrupt transaction. Only one XMI IDENT is issued on the XMI if a single interrupt targets multiple CPUs. All other CPUs cancel their IDENT transactions if they detect an IDENT transaction that matches the node ID and IPL of the IDENT they are waiting to issue. IDENT error is set if a CPU IDENT command is decoded and no

interrupts are pending in the XBIB gate array. The setting of the bit

does not generate an XBI error interrupt.

Bit(e)	Name/Description
0	XBIB-detected IBus parity error (R/W1C, 0)
	Set if the XBIB detects an IBus parity error during one of the following:
	<ul> <li>C/A cycle of a CPU transaction</li> </ul>
	<ul> <li>Write data cycle when the data is removed from the CPU buffer by the master sequencer</li> </ul>
	<ul> <li>DMA read data cycle when the read data is removed from the DMA read buffer by the slave sequencer</li> </ul>
	Bits <6:4> identify the error condition.
	If XBIB-detected IBus parity error is set with its corresponding mask bit, an error interrupt request is generated. If the bit is set due to an error during a DMA read data cycle, the BTIM register is locked. Writing a one to the bit clears bits <6:4> and the lock on the BTIM register.


# 4.6.3 Interrupt Destination Register (BIDR, bb+0048)

- · · · · · · · · · · · · · · · · · · ·	15 00
DIAGNOSTIC READ/WRITE	INTERRUPT DESTINATION

TTB\_X1614\_88A

Bit(e)	Name/Description
31:00	Diagnostic read/write (R/W)
	Used by diagnostics to verify the integrity of the XBIB gate array data path.
15:00	Interrupt destination (R/W, 0)
	These bits specify the XMI nodes to be the targets of DWMBA generated interrupts. Each bit corresponds to one XMI node. Multiple bits can be set to interrupt multiple XMI nodes.
	During diagnostic execution, bits <15:00> are treated as diagnostic read/write bits.

# 4.6.4 Timeout Address Register (BTIM, bb+004C)



Bit(0)	Name/Description
31:30	Length (RO)
	Data size of the last VAXBI-to-XMI transaction. Loaded when the VAXBI C/A is latched from the VAXBI.
29:00	BI DMA failing address (RO)
	Physical address of the last VAXBI-to-XMI transaction. If no errors are detected, the BTIM register reads back the last VAXBI transaction. The register is locked on certain error conditions (see BESR 5:4,0 bit descriptions) and unlocked when the error condition
	is cleared.

# 4.0°.5° Vector Offset Register (BVOR, bb+0050)

		XBI VECTOR OFFSET REGISTER (VOR)
MUST BE ZERO		MUST BE ZERO
08 90	09 08	31 1615 0908 50

TTB\_X1816\_88A

Bit(e)	NameDescription
31:16	Reserved, must be sero.
15.09	XBI vector offset register (R/W, C)
	Loaded by softwar, on system initialization with a value that is concatenated with VAXBI device-supplied vectors. Ensures that multiple DWMBAs, and VAXBI buses with the same devices, have unique entry points into the SCB (provided that bits <13:09> of the VAXBI vector are equal to zero).
08:00	Reserved, must be zero.


# 4.6.6 Vector Register (BVR, bb+0054)

31	15 02	01 00
MUST BE ZERO	XBI VECTOR	MBZ

TTB\_X1617\_88A

Bit(o)	Name/Description
31:16	Reserved, must be zero.
15:2	XBI vector (R/W, 0)
	Loaded by software on system initialization with the DWMBA XMI vector. The vector is transmitted to the IDENTing XMI node if the pending DWMBA interrupt request matches the interrupt source and IPL sent during the XMI IDENT transaction. The vector is not sent on VAXBI generated interrupts or BIIC interrupts due to error conditions.
1:0	Reserved, must be zero.

# 4.6.7 Diagnostic Control Register 1 (BDCR1, bb+0058)



TTB\_X1618\_88A

Name/Description Bit(s) 31:7 Reserved, must be zero. Flip FADDR address bit 1 (R/W, 0) 6 Used with bit <04> (flip bit 29) and ADG1 <5:4> (force DMA-A/B busy bits) to enable diagnostics to test DMA buffer memory using CPU loopback transactions to XMI memory. When the bit is set, the inverted state of FADDR address bit 1 is used to address the data words in the buffer, allowing diagnostics to use the buffer locations that normally would only be used for transfers greater than a quadword. Setting this bit only affects FADDR address bit 1 when the XBIB logic accesses data locations in the DMA buffer. During the cycle when the C/A is addressed in the buffer, the state of the bit has no effect on the buffer address. Reserved, must be zero. 5

Bit(e)	Name/Description		
4	Flip bit 29 (R/W, 0)		
	When set, inverts the state of address bit 29 after the CPU C/A was fetched and decoded by the master sequencer. The new address (now pointing to XMI memory space) is issued to the VAXBI, and the DWMBA is selected as the VAXBI slave. The DWMBA processes the transaction as it would any other VAXBI initiated DMA longword transaction, allowing diagnostic programs executing on the XMI to issue a CPU transaction to the DWMBA, which converts it into a DMA transaction.		
3	BIIC loopback mode (R/W, 0)		
	When set, forces all requests to the BIIC master port to be loopback requests. This allows the master sequencer to make loopback requests to access BIIC registers. The loopback mode prevents the BIIC from initiating VAXBI cycles to access the BIIC registers. When the BIIC is in loopback mode, it ignores the node ID portion of the address presented to it.		
2	Force BCI bad parity (R/W, 0)		
	When set, forces bad parity onto the BCI bus to the VAXBI during CPU C/A, CPU data cycles, and DMA read data cycles.		
1:0	Reserved, must be zero.		

### **VAXBIREGISTERS** 4.7

The DTYPE register is the only VAXBI register described in this handbook. Refer to the VAXBI System Reference Manual for descriptions of all VAXBI registers.

The DTYPE register is loaded during self-test by console code with the DWMBA VAXBI device type, and by the revision select logic with the revision level. The DTYPE register is located at the base address (offset: 0000) of the DWMBA's I/O adapter address space.

31	16 15	00
DEVICE REVISION		VICE TYPE

TTB X1620 88A

Name/Description Bit(s)

Device revision (R/W, 0) 31:16

> Loaded by hardware with the revision level of the device. For revision H, the DREV field contains 7 (hex). There is no revision I. Starting with revision J, the DREV field reflects the letter revision of the module as follows:

DLEV	DWMBA/B Revision
000A	Jo
A000	J1
000B	K1, K2, Kn
	· ·
	•
001A	<b>Z</b> 0, <b>Z</b> 1, <b>Z</b> n

# 4-36 DWMBA REGISTERS AND IBUS SIGNALS

Bit(s)	Name/Description
15:0	Device type (R/W, 0)
	Identifies the VAXBI node type. Loaded by the console code after successful completion of self-test.
	The DTYPE for the DWMBA is 2107 (hex).

# 4.8 IBUS SIGNALS

## **Bidirectional**

IB D <31:00>
IB I <3:0>
IB P0

## **XBIA to XBIB**

IR DMAA BUF AVAIL L
IR DMAB BUF AVAIL L
IR CPU BUF LOADED L
IR XMI ERR BIT SET L
IR READ DATA AVAIL L
IR READ DATA FAULT L
IR LOC RESPONSE L
IR ADAPTER RESET L
IR XMI AC LO H
IR XMI DC LO H
IR XMI RESET L

# **XBIB to XBIA**

IM FADDR <3:0>
IM FILE LOAD STROBE L
IM FILE READ ENABLE L
IM DMA READ CMD L
IM CPU XACTION DONE L
IM CPU LOC RESPONSE L
IM DMAA BUF LOADED L
IM CLR READ STATUS L
IM XACTION FAULT L
IM CLR INTR L
IM XBIB POWER OK H <3:0>
IM BUF BI RESET L
IM BI AC LO L
IM BI BAL L